diff options
| author | Elaine Zhang | 2018-06-15 04:16:50 +0200 |
|---|---|---|
| committer | Heiko Stuebner | 2018-07-06 19:17:57 +0200 |
| commit | 956060a52795a060833e8de2d1bb89209e61bed2 (patch) | |
| tree | 2cc5d99d9e264bad467efcc7f3458d9875b4743f /drivers/clk/rockchip/clk.c | |
| parent | Merge branch 'v4.19-shared/clkids' into v4.19-clk/next (diff) | |
| download | kernel-qcow2-linux-956060a52795a060833e8de2d1bb89209e61bed2.tar.gz kernel-qcow2-linux-956060a52795a060833e8de2d1bb89209e61bed2.tar.xz kernel-qcow2-linux-956060a52795a060833e8de2d1bb89209e61bed2.zip | |
clk: rockchip: add support for half divider
The new Rockchip socs have optional half divider:
The formula is shown as:
freq_out = 2*freq_in / (2*div + 3)
Is this the same for all of new SoCs.
So we use "branch_half_divider" + "COMPOSITE_NOMUX_HALFDIV \
DIV_HALF \ COMPOSITE_HALFDIV \ CMPOSITE_NOGATE_HALFDIV"
to hook that special divider clock-type into our clock-tree.
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip/clk.c')
| -rw-r--r-- | drivers/clk/rockchip/clk.c | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/drivers/clk/rockchip/clk.c b/drivers/clk/rockchip/clk.c index 326b3fa44f5d..c3ad92965823 100644 --- a/drivers/clk/rockchip/clk.c +++ b/drivers/clk/rockchip/clk.c @@ -492,6 +492,16 @@ void __init rockchip_clk_register_branches( list->gate_flags, flags, list->child, &ctx->lock); break; + case branch_half_divider: + clk = rockchip_clk_register_halfdiv(list->name, + list->parent_names, list->num_parents, + ctx->reg_base, list->muxdiv_offset, + list->mux_shift, list->mux_width, + list->mux_flags, list->div_shift, + list->div_width, list->div_flags, + list->gate_offset, list->gate_shift, + list->gate_flags, flags, &ctx->lock); + break; case branch_gate: flags |= CLK_SET_RATE_PARENT; |