diff options
| author | Stephen Boyd | 2016-03-01 19:59:58 +0100 |
|---|---|---|
| committer | Stephen Boyd | 2016-03-03 02:46:29 +0100 |
| commit | 728f288d2aed7def19a3105ffee3875280a2be2a (patch) | |
| tree | 6578b4403907d661dcedb8678ad39ad4d60e8506 /drivers/clk/samsung/clk-s5pv210.c | |
| parent | clk: pxa: Remove CLK_IS_ROOT (diff) | |
| download | kernel-qcow2-linux-728f288d2aed7def19a3105ffee3875280a2be2a.tar.gz kernel-qcow2-linux-728f288d2aed7def19a3105ffee3875280a2be2a.tar.xz kernel-qcow2-linux-728f288d2aed7def19a3105ffee3875280a2be2a.zip | |
clk: samsung: Remove CLK_IS_ROOT
This flag is a no-op now. Remove usage of the flag.
Acked-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'drivers/clk/samsung/clk-s5pv210.c')
| -rw-r--r-- | drivers/clk/samsung/clk-s5pv210.c | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/drivers/clk/samsung/clk-s5pv210.c b/drivers/clk/samsung/clk-s5pv210.c index 759aaf342bea..52302262045d 100644 --- a/drivers/clk/samsung/clk-s5pv210.c +++ b/drivers/clk/samsung/clk-s5pv210.c @@ -503,15 +503,15 @@ static const struct samsung_mux_clock s5p6442_mux_clks[] __initconst = { /* S5PV210-specific fixed rate clocks generated inside the SoC. */ static const struct samsung_fixed_rate_clock s5pv210_frate_clks[] __initconst = { - FRATE(SCLK_HDMI27M, "sclk_hdmi27m", NULL, CLK_IS_ROOT, 27000000), - FRATE(SCLK_HDMIPHY, "sclk_hdmiphy", NULL, CLK_IS_ROOT, 27000000), - FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, CLK_IS_ROOT, 48000000), - FRATE(SCLK_USBPHY1, "sclk_usbphy1", NULL, CLK_IS_ROOT, 48000000), + FRATE(SCLK_HDMI27M, "sclk_hdmi27m", NULL, 0, 27000000), + FRATE(SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 27000000), + FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, 0, 48000000), + FRATE(SCLK_USBPHY1, "sclk_usbphy1", NULL, 0, 48000000), }; /* S5P6442-specific fixed rate clocks generated inside the SoC. */ static const struct samsung_fixed_rate_clock s5p6442_frate_clks[] __initconst = { - FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, CLK_IS_ROOT, 30000000), + FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, 0, 30000000), }; /* Common clock dividers. */ |