summaryrefslogtreecommitdiffstats
path: root/drivers/clk/socfpga/clk-periph-s10.c
diff options
context:
space:
mode:
authorLinus Torvalds2019-08-20 01:28:25 +0200
committerLinus Torvalds2019-08-20 01:28:25 +0200
commit5f97cbe22b7616ead7ae267c29cad73bc1444811 (patch)
tree6c390d8bd5bd95616d73b2185417499fe0cfcbe8 /drivers/clk/socfpga/clk-periph-s10.c
parentMerge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git... (diff)
parentclk: Fix potential NULL dereference in clk_fetch_parent_index() (diff)
downloadkernel-qcow2-linux-5f97cbe22b7616ead7ae267c29cad73bc1444811.tar.gz
kernel-qcow2-linux-5f97cbe22b7616ead7ae267c29cad73bc1444811.tar.xz
kernel-qcow2-linux-5f97cbe22b7616ead7ae267c29cad73bc1444811.zip
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk fixes from Stephen Boyd: "A couple fixes to the core framework logic that finds clk parents, a handful of samsung clk driver fixes for audio and display clks, and a small fix for the Stratix10 SoC driver that was checking the wrong register for validity" * tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: clk: Fix potential NULL dereference in clk_fetch_parent_index() clk: Fix falling back to legacy parent string matching clk: socfpga: stratix10: fix rate caclulationg for cnt_clks clk: samsung: exynos542x: Move MSCL subsystem clocks to its sub-CMU clk: samsung: exynos5800: Move MAU subsystem clocks to MAU sub-CMU clk: samsung: Change signature of exynos5_subcmus_init() function
Diffstat (limited to 'drivers/clk/socfpga/clk-periph-s10.c')
-rw-r--r--drivers/clk/socfpga/clk-periph-s10.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/socfpga/clk-periph-s10.c b/drivers/clk/socfpga/clk-periph-s10.c
index 5c50e723ecae..1a191eeeebba 100644
--- a/drivers/clk/socfpga/clk-periph-s10.c
+++ b/drivers/clk/socfpga/clk-periph-s10.c
@@ -38,7 +38,7 @@ static unsigned long clk_peri_cnt_clk_recalc_rate(struct clk_hw *hwclk,
if (socfpgaclk->fixed_div) {
div = socfpgaclk->fixed_div;
} else {
- if (!socfpgaclk->bypass_reg)
+ if (socfpgaclk->hw.reg)
div = ((readl(socfpgaclk->hw.reg) & 0x7ff) + 1);
}