summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_dma.c
diff options
context:
space:
mode:
authorYuanhan Liu2010-12-15 08:42:31 +0100
committerChris Wilson2010-12-15 12:16:57 +0100
commit1398261a2e84c537c409259cfe9db3d0abcd9f99 (patch)
treebbf7e6a450d83775b093b5a50e976a230e46fdd3 /drivers/gpu/drm/i915/i915_dma.c
parentdrm/i915: Wait for vblank before unpinning old fb (diff)
downloadkernel-qcow2-linux-1398261a2e84c537c409259cfe9db3d0abcd9f99.tar.gz
kernel-qcow2-linux-1398261a2e84c537c409259cfe9db3d0abcd9f99.tar.xz
kernel-qcow2-linux-1398261a2e84c537c409259cfe9db3d0abcd9f99.zip
drm/i915: Add self-refresh support on Sandybridge
Add the support of memory self-refresh on Sandybridge, which is now support 3 levels of watermarks and the source of the latency values for watermarks has changed. On Sandybridge, the LP0 WM value is not hardcoded any more. All the latency value is now should be extracted from MCHBAR SSKPD register. And the MCHBAR base address is changed, too. For the WM values, if any calculated watermark values is larger than the maximum value that can be programmed into the associated watermark register, that watermark must be disabled. Signed-off-by: Yuanhan Liu <yuanhan.liu@linux.intel.com> [ickle: remove duplicate compute routines and fixup for checkpatch] Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_dma.c')
0 files changed, 0 insertions, 0 deletions