diff options
| author | Zhenyu Wang | 2010-08-27 05:08:57 +0200 |
|---|---|---|
| committer | Chris Wilson | 2010-09-07 12:16:43 +0200 |
| commit | f8f235e5bbf4e61f3e0886a44afb1dc4cfe8f337 (patch) | |
| tree | 9211554f0542ce636aa1f14ffe58cfa832efa04d /drivers/gpu/drm/i915/i915_gem.c | |
| parent | agp/intel: use #ifdef idiom for intel-agp.h (diff) | |
| download | kernel-qcow2-linux-f8f235e5bbf4e61f3e0886a44afb1dc4cfe8f337.tar.gz kernel-qcow2-linux-f8f235e5bbf4e61f3e0886a44afb1dc4cfe8f337.tar.xz kernel-qcow2-linux-f8f235e5bbf4e61f3e0886a44afb1dc4cfe8f337.zip | |
agp/intel: Fix cache control for Sandybridge
Sandybridge GTT has new cache control bits in PTE, which controls
graphics page cache in LLC or LLC/MLC, so we need to extend the mask
function to respect the new bits.
And set cache control to always LLC only by default on Gen6.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: stable@kernel.org
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_gem.c')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_gem.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_gem.c b/drivers/gpu/drm/i915/i915_gem.c index 748c26340c35..16fca1d1799a 100644 --- a/drivers/gpu/drm/i915/i915_gem.c +++ b/drivers/gpu/drm/i915/i915_gem.c @@ -34,6 +34,7 @@ #include <linux/slab.h> #include <linux/swap.h> #include <linux/pci.h> +#include <linux/intel-gtt.h> static uint32_t i915_gem_get_gtt_alignment(struct drm_gem_object *obj); static int i915_gem_object_flush_gpu_write_domain(struct drm_gem_object *obj); |