diff options
| author | Daniel Vetter | 2013-04-29 21:56:12 +0200 |
|---|---|---|
| committer | Daniel Vetter | 2013-04-29 23:29:38 +0200 |
| commit | 1bd1bd806037af04dd1d7bdd39b2b04090c10d2c (patch) | |
| tree | ea4cfd7be346f089d7689d7f5e3e5902b25538c1 /drivers/gpu/drm/i915/i915_reg.h | |
| parent | drm/i915: hw state readout support for fdi m/n (diff) | |
| download | kernel-qcow2-linux-1bd1bd806037af04dd1d7bdd39b2b04090c10d2c.tar.gz kernel-qcow2-linux-1bd1bd806037af04dd1d7bdd39b2b04090c10d2c.tar.xz kernel-qcow2-linux-1bd1bd806037af04dd1d7bdd39b2b04090c10d2c.zip | |
drm/i915: hw state readout support for pipe timings
This does duplicate the logic in intel_crtc_mode_get a bit, but the
issue is that we also should handle interlace modes and other insanity
correctly.
Hence I've opted for a sligthly more elaborate route where we first
read out the crtc timings for the adjusted mode, and then optionally
(not sure if we really need it) compute the modeline from that.
v2: Also read out the pipe source dimensions into the requested mode.
v3: Rebase on top of the moved cpu_transcoder.
v4: Simplify CHECK_FLAGS logic as suggested by Chris Wilson. Also
properly #undef that macro again.
Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com> (v3)
[danvet: Use the existing mask for interlaced bits, spotted by Mika.]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_reg.h')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_reg.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h index 76896baa621c..b5d87bd457bd 100644 --- a/drivers/gpu/drm/i915/i915_reg.h +++ b/drivers/gpu/drm/i915/i915_reg.h @@ -2842,6 +2842,7 @@ #define PIPECONF_INTERLACED_ILK (3 << 21) #define PIPECONF_INTERLACED_DBL_ILK (4 << 21) /* ilk/snb only */ #define PIPECONF_PFIT_PF_INTERLACED_DBL_ILK (5 << 21) /* ilk/snb only */ +#define PIPECONF_INTERLACE_MODE_MASK (7 << 21) #define PIPECONF_CXSR_DOWNCLOCK (1<<16) #define PIPECONF_COLOR_RANGE_SELECT (1 << 13) #define PIPECONF_BPC_MASK (0x7 << 5) |