diff options
| author | Jesse Barnes | 2010-10-08 01:01:25 +0200 |
|---|---|---|
| committer | Chris Wilson | 2010-10-08 11:28:28 +0200 |
| commit | 382b09362711d7d03272230a33767015a277926e (patch) | |
| tree | 23944de00c6a05486441a03b6576e4cc5e077f18 /drivers/gpu/drm/i915/i915_reg.h | |
| parent | drm/i915/dp: make eDP PLL functions work as advertised (diff) | |
| download | kernel-qcow2-linux-382b09362711d7d03272230a33767015a277926e.tar.gz kernel-qcow2-linux-382b09362711d7d03272230a33767015a277926e.tar.xz kernel-qcow2-linux-382b09362711d7d03272230a33767015a277926e.zip | |
drm/i915: diasable clock gating for the panel power sequencer
Needed on Ibex Peak and Cougar Point or the panel won't always come on.
Cc: stable@kernel.org
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_reg.h')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_reg.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h index 5a22887a5381..88292893b255 100644 --- a/drivers/gpu/drm/i915/i915_reg.h +++ b/drivers/gpu/drm/i915/i915_reg.h @@ -2784,6 +2784,9 @@ #define FDI_RX_PHASE_SYNC_POINTER_ENABLE (1) #define FDI_RX_CHICKEN(pipe) _PIPE(pipe, FDI_RXA_CHICKEN, FDI_RXB_CHICKEN) +#define SOUTH_DSPCLK_GATE_D 0xc2020 +#define PCH_DPLSUNIT_CLOCK_GATE_DISABLE (1<<29) + /* CPU: FDI_TX */ #define FDI_TXA_CTL 0x60100 #define FDI_TXB_CTL 0x61100 |