summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_device_info.h
diff options
context:
space:
mode:
authorOscar Mateo2018-12-13 10:15:21 +0100
committerChris Wilson2018-12-13 11:07:55 +0100
commit57b19d55189bacc9408519cd7ab5ade6ca2d4ac5 (patch)
tree0609aaf1f78760a82ea97537ce364188972e2281 /drivers/gpu/drm/i915/intel_device_info.h
parentdrm/i915/selftests: Verify we can perform resets from atomic context (diff)
downloadkernel-qcow2-linux-57b19d55189bacc9408519cd7ab5ade6ca2d4ac5.tar.gz
kernel-qcow2-linux-57b19d55189bacc9408519cd7ab5ade6ca2d4ac5.tar.xz
kernel-qcow2-linux-57b19d55189bacc9408519cd7ab5ade6ca2d4ac5.zip
drm/i915/icl: Record the valid VDBoxes with SFC capability
In Gen11, only even numbered "logical" VDBoxes are hooked up to an SFC (Scaler & Format Converter) unit. We will use this information to decide when the SFC units need to be reset. BSpec: 20189 Signed-off-by: Tomasz Lis <tomasz.lis@intel.com> Signed-off-by: Oscar Mateo <oscar.mateo@intel.com> Signed-off-by: Michel Thierry <michel.thierry@intel.com> Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Cc: Michel Thierry <michel.thierry@intel.com> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20181213091522.2926-3-chris@chris-wilson.co.uk
Diffstat (limited to 'drivers/gpu/drm/i915/intel_device_info.h')
-rw-r--r--drivers/gpu/drm/i915/intel_device_info.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/intel_device_info.h b/drivers/gpu/drm/i915/intel_device_info.h
index 1caf24e2cf0b..dd34f974a857 100644
--- a/drivers/gpu/drm/i915/intel_device_info.h
+++ b/drivers/gpu/drm/i915/intel_device_info.h
@@ -198,6 +198,9 @@ struct intel_device_info {
u8 vdbox_enable;
u8 vebox_enable;
+ /* Media engine access to SFC per instance */
+ u8 vdbox_sfc_access;
+
struct color_luts {
u16 degamma_lut_size;
u16 gamma_lut_size;