diff options
| author | Dave Airlie | 2012-01-05 10:55:22 +0100 |
|---|---|---|
| committer | Dave Airlie | 2012-01-06 11:01:35 +0100 |
| commit | cc1f71942944890c7e05fc55dc4427c94b63d4f1 (patch) | |
| tree | 2e9e1b347adb6e4457a02da6e5c2fcbdda851a28 /drivers/gpu/drm/i915 | |
| parent | radeon: Fix disabling PCI bus mastering on big endian hosts. (diff) | |
| download | kernel-qcow2-linux-cc1f71942944890c7e05fc55dc4427c94b63d4f1.tar.gz kernel-qcow2-linux-cc1f71942944890c7e05fc55dc4427c94b63d4f1.tar.xz kernel-qcow2-linux-cc1f71942944890c7e05fc55dc4427c94b63d4f1.zip | |
drm: introduce drm_can_sleep and use in intel/radeon drivers. (v2)
So we have a few places where the drm drivers would like to sleep to
be nice to the system, mainly in the modesetting paths, but we also
have two cases were atomic modesetting must take place, panic writing
and kernel debugger. So provide a central inline to determine if a
sleep or delay should be used and use this in the intel and radeon drivers.
v2: drop intel_drv.h MSLEEP macro, nobody uses it.
Based on patch from Michel Dänzer <michel.daenzer@amd.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43941
Reviewed-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Dave Airlie <airlied@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/i915')
| -rw-r--r-- | drivers/gpu/drm/i915/intel_drv.h | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h index 5ac8a164a1ee..1348705faf6b 100644 --- a/drivers/gpu/drm/i915/intel_drv.h +++ b/drivers/gpu/drm/i915/intel_drv.h @@ -40,7 +40,7 @@ ret__ = -ETIMEDOUT; \ break; \ } \ - if (W && !(in_atomic() || in_dbg_master())) msleep(W); \ + if (W && drm_can_sleep()) msleep(W); \ } \ ret__; \ }) @@ -48,13 +48,6 @@ #define wait_for(COND, MS) _wait_for(COND, MS, 1) #define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0) -#define MSLEEP(x) do { \ - if (in_dbg_master()) \ - mdelay(x); \ - else \ - msleep(x); \ -} while (0) - #define KHz(x) (1000*x) #define MHz(x) KHz(1000*x) |