summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c
diff options
context:
space:
mode:
authorBen Skeggs2014-03-03 07:18:56 +0100
committerBen Skeggs2014-03-26 05:08:12 +0100
commit88e98d49a1b3e0f8103cdd4fd80d576ec33133ab (patch)
treee37a6fd78794d6d1db7b2f959554b4cfe6a42685 /drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c
parentdrm/gf100-/gf: split tpc state into its subunits (diff)
downloadkernel-qcow2-linux-88e98d49a1b3e0f8103cdd4fd80d576ec33133ab.tar.gz
kernel-qcow2-linux-88e98d49a1b3e0f8103cdd4fd80d576ec33133ab.tar.xz
kernel-qcow2-linux-88e98d49a1b3e0f8103cdd4fd80d576ec33133ab.zip
drm/gf100-/gr: split ppc state into its subunits
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c')
-rw-r--r--drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c22
1 files changed, 10 insertions, 12 deletions
diff --git a/drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c b/drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c
index 126dbe27ed45..49a14b116a5f 100644
--- a/drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c
+++ b/drivers/gpu/drm/nouveau/core/engine/graph/ctxnve4.c
@@ -812,27 +812,25 @@ nve4_grctx_pack_tpc[] = {
{}
};
-static const struct nvc0_graph_init
-nve4_grctx_init_ppc_0[] = {
+const struct nvc0_graph_init
+nve4_grctx_init_pes_0[] = {
{ 0x41be24, 1, 0x04, 0x00000006 },
+ {}
+};
+
+static const struct nvc0_graph_init
+nve4_grctx_init_cbm_0[] = {
{ 0x41bec0, 1, 0x04, 0x12180000 },
{ 0x41bec4, 1, 0x04, 0x00037f7f },
{ 0x41bee4, 1, 0x04, 0x06480430 },
- { 0x41bf00, 1, 0x04, 0x0a418820 },
- { 0x41bf04, 1, 0x04, 0x062080e6 },
- { 0x41bf08, 1, 0x04, 0x020398a4 },
- { 0x41bf0c, 1, 0x04, 0x0e629062 },
- { 0x41bf10, 1, 0x04, 0x0a418820 },
- { 0x41bf14, 1, 0x04, 0x000000e6 },
- { 0x41bfd0, 1, 0x04, 0x00900103 },
- { 0x41bfe0, 1, 0x04, 0x00400001 },
- { 0x41bfe4, 1, 0x04, 0x00000000 },
{}
};
static const struct nvc0_graph_pack
nve4_grctx_pack_ppc[] = {
- { nve4_grctx_init_ppc_0 },
+ { nve4_grctx_init_pes_0 },
+ { nve4_grctx_init_cbm_0 },
+ { nvd7_grctx_init_wwdx_0 },
{}
};