summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/host1x/dev.h
diff options
context:
space:
mode:
authorAlexandre Courbot2016-02-26 10:06:52 +0100
committerThierry Reding2016-03-04 16:24:56 +0100
commit097452e61366a939a4772332181cea7cdcc74760 (patch)
treeba2f85ae6a48c6930b51e8cef4c2a691bb4f788a /drivers/gpu/host1x/dev.h
parentLinux 4.5-rc1 (diff)
downloadkernel-qcow2-linux-097452e61366a939a4772332181cea7cdcc74760.tar.gz
kernel-qcow2-linux-097452e61366a939a4772332181cea7cdcc74760.tar.xz
kernel-qcow2-linux-097452e61366a939a4772332181cea7cdcc74760.zip
gpu: host1x: Set DMA mask
The default DMA mask covers a 32 bits address range, but host1x devices can address a larger range on TK1 and TX1. Set the DMA mask to the range addressable when we use the IOMMU to prevent the use of bounce buffers. Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/gpu/host1x/dev.h')
-rw-r--r--drivers/gpu/host1x/dev.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/host1x/dev.h b/drivers/gpu/host1x/dev.h
index 0b6e8e9629c5..dace124994bb 100644
--- a/drivers/gpu/host1x/dev.h
+++ b/drivers/gpu/host1x/dev.h
@@ -96,6 +96,7 @@ struct host1x_info {
int nb_mlocks; /* host1x: number of mlocks */
int (*init)(struct host1x *); /* initialize per SoC ops */
int sync_offset;
+ u64 dma_mask; /* mask of addressable memory */
};
struct host1x {