summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
diff options
context:
space:
mode:
authorVille Syrjälä2016-05-13 22:41:36 +0200
committerVille Syrjälä2016-05-23 20:11:16 +0200
commit089c6fd503b050eb9996e02e8675dfabb48e51e8 (patch)
tree4b5dc2f16b1f6ceed3b310118977159942141099 /drivers/gpu
parentdrm/i915: Store BXT DE PLL vco and ref clocks in dev_priv (diff)
downloadkernel-qcow2-linux-089c6fd503b050eb9996e02e8675dfabb48e51e8.tar.gz
kernel-qcow2-linux-089c6fd503b050eb9996e02e8675dfabb48e51e8.tar.xz
kernel-qcow2-linux-089c6fd503b050eb9996e02e8675dfabb48e51e8.zip
drm/i915: Update cached cdclk state from broxton_init_cdclk()
Let's make sure our cached cdclk state is accurate right after broxton_init_cdclk() whether or not we end up changing the cdclk frequency. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/1463172100-24715-18-git-send-email-ville.syrjala@linux.intel.com Reviewed-by: Imre Deak <imre.deak@intel.com>
Diffstat (limited to 'drivers/gpu')
-rw-r--r--drivers/gpu/drm/i915/intel_display.c9
1 files changed, 3 insertions, 6 deletions
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index 6382241cb787..4dfeb6ebc015 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -5428,13 +5428,10 @@ bool broxton_cdclk_verify_state(struct drm_i915_private *dev_priv)
void broxton_init_cdclk(struct drm_i915_private *dev_priv)
{
- /* check if cd clock is enabled */
- if (broxton_cdclk_is_enabled(dev_priv)) {
- DRM_DEBUG_KMS("CDCLK already enabled, won't reprogram it\n");
- return;
- }
+ intel_update_cdclk(dev_priv->dev);
- DRM_DEBUG_KMS("CDCLK not enabled, enabling it\n");
+ if (dev_priv->cdclk_pll.vco != 0)
+ return;
/*
* FIXME: