diff options
| author | Wolfram Sang | 2018-01-21 15:45:11 +0100 |
|---|---|---|
| committer | Wolfram Sang | 2018-01-24 07:16:34 +0100 |
| commit | fe34fbf93f87e9e0f78eeeb6f21b2fc310cb6080 (patch) | |
| tree | 5caed257e896d0fe8c0b906200ac58668d663c7c /drivers/i2c/busses/i2c-rcar.c | |
| parent | i2c: davinci: fix the cpufreq transition (diff) | |
| download | kernel-qcow2-linux-fe34fbf93f87e9e0f78eeeb6f21b2fc310cb6080.tar.gz kernel-qcow2-linux-fe34fbf93f87e9e0f78eeeb6f21b2fc310cb6080.tar.xz kernel-qcow2-linux-fe34fbf93f87e9e0f78eeeb6f21b2fc310cb6080.zip | |
i2c: rcar: fix some trivial typos in comments
Nothing big, but they get annoying after a while ;)
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
Diffstat (limited to 'drivers/i2c/busses/i2c-rcar.c')
| -rw-r--r-- | drivers/i2c/busses/i2c-rcar.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/i2c/busses/i2c-rcar.c b/drivers/i2c/busses/i2c-rcar.c index d4b7b5380c29..4159ebcec2bb 100644 --- a/drivers/i2c/busses/i2c-rcar.c +++ b/drivers/i2c/busses/i2c-rcar.c @@ -62,7 +62,7 @@ #define MIE (1 << 3) /* master if enable */ #define TSBE (1 << 2) #define FSB (1 << 1) /* force stop bit */ -#define ESG (1 << 0) /* en startbit gen */ +#define ESG (1 << 0) /* enable start bit gen */ /* ICSSR (also for ICSIER) */ #define GCAR (1 << 6) /* general call received */ @@ -331,7 +331,7 @@ static void rcar_i2c_prepare_msg(struct rcar_i2c_priv *priv) rcar_i2c_write(priv, ICMAR, (priv->msg->addr << 1) | read); /* - * We don't have a testcase but the HW engineers say that the write order + * We don't have a test case but the HW engineers say that the write order * of ICMSR and ICMCR depends on whether we issue START or REP_START. Since * it didn't cause a drawback for me, let's rather be safe than sorry. */ @@ -489,7 +489,7 @@ static void rcar_i2c_irq_send(struct rcar_i2c_priv *priv, u32 msr) /* * Try to use DMA to transmit the rest of the data if - * address transfer pashe just finished. + * address transfer phase just finished. */ if (msr & MAT) rcar_i2c_dma(priv); |