summaryrefslogtreecommitdiffstats
path: root/drivers/infiniband/hw/hfi1/chip_registers.h
diff options
context:
space:
mode:
authorKaike Wan2018-11-28 19:14:32 +0100
committerJason Gunthorpe2018-12-07 03:49:47 +0100
commit937488a85986faa743d12456970a0cbe83e3b04e (patch)
tree0704a125375a1e2f6e217877095f51cadcc2a418 /drivers/infiniband/hw/hfi1/chip_registers.h
parentRDMA/hns: Add SRQ asynchronous event support (diff)
downloadkernel-qcow2-linux-937488a85986faa743d12456970a0cbe83e3b04e.tar.gz
kernel-qcow2-linux-937488a85986faa743d12456970a0cbe83e3b04e.tar.xz
kernel-qcow2-linux-937488a85986faa743d12456970a0cbe83e3b04e.zip
IB/hfi1: Dump pio info for non-user send contexts
This patch dumps the pio info for non-user send contexts to assist debugging in the field. Reviewed-by: Mike Marciniczyn <mike.marciniszyn@intel.com> Reviewed-by: Mike Ruhl <michael.j.ruhl@intel.com> Signed-off-by: Kaike Wan <kaike.wan@intel.com> Signed-off-by: Dennis Dalessandro <dennis.dalessandro@intel.com> Signed-off-by: Jason Gunthorpe <jgg@mellanox.com>
Diffstat (limited to 'drivers/infiniband/hw/hfi1/chip_registers.h')
-rw-r--r--drivers/infiniband/hw/hfi1/chip_registers.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/infiniband/hw/hfi1/chip_registers.h b/drivers/infiniband/hw/hfi1/chip_registers.h
index c6163a347e93..c0800ea5a3f8 100644
--- a/drivers/infiniband/hw/hfi1/chip_registers.h
+++ b/drivers/infiniband/hw/hfi1/chip_registers.h
@@ -935,6 +935,10 @@
#define SEND_CTXT_CREDIT_CTRL_THRESHOLD_MASK 0x7FFull
#define SEND_CTXT_CREDIT_CTRL_THRESHOLD_SHIFT 0
#define SEND_CTXT_CREDIT_CTRL_THRESHOLD_SMASK 0x7FFull
+#define SEND_CTXT_CREDIT_STATUS (TXE + 0x000000100018)
+#define SEND_CTXT_CREDIT_STATUS_CURRENT_FREE_COUNTER_MASK 0x7FFull
+#define SEND_CTXT_CREDIT_STATUS_CURRENT_FREE_COUNTER_SHIFT 32
+#define SEND_CTXT_CREDIT_STATUS_LAST_RETURNED_COUNTER_SMASK 0x7FFull
#define SEND_CTXT_CREDIT_FORCE (TXE + 0x000000100028)
#define SEND_CTXT_CREDIT_FORCE_FORCE_RETURN_SMASK 0x1ull
#define SEND_CTXT_CREDIT_RETURN_ADDR (TXE + 0x000000100020)