diff options
| author | Philipp Zabel | 2013-06-21 08:55:30 +0200 |
|---|---|---|
| committer | Mauro Carvalho Chehab | 2013-07-26 17:16:20 +0200 |
| commit | 5677e3b04d3b3961200aa2bb9cc715e709eafeb9 (patch) | |
| tree | 5a9554b739d21b6d2c2f5de3eb5bb2b95a1cb475 /drivers/media/platform/coda.h | |
| parent | [media] coda: do not allocate maximum number of framebuffers for encoder (diff) | |
| download | kernel-qcow2-linux-5677e3b04d3b3961200aa2bb9cc715e709eafeb9.tar.gz kernel-qcow2-linux-5677e3b04d3b3961200aa2bb9cc715e709eafeb9.tar.xz kernel-qcow2-linux-5677e3b04d3b3961200aa2bb9cc715e709eafeb9.zip | |
[media] coda: update CODA7541 to firmware 1.4.50
This patch splits the global workbuf into a global tempbuf and a per-context
workbuf, adds the codec mode aux register, and restores the work buffer
pointer on commands. With the new firmware, there is only a single set of
read/write pointers which need to be restored between context switches.
This allows more than four active contexts at the same time.
All auxiliary buffers are now allocated through a helper function to avoid
code duplication.
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Kamil Debski <k.debski@samsung.com>
Signed-off-by: Mauro Carvalho Chehab <m.chehab@samsung.com>
Diffstat (limited to 'drivers/media/platform/coda.h')
| -rw-r--r-- | drivers/media/platform/coda.h | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/drivers/media/platform/coda.h b/drivers/media/platform/coda.h index 39c17c67be24..b2b5b1deb012 100644 --- a/drivers/media/platform/coda.h +++ b/drivers/media/platform/coda.h @@ -43,6 +43,7 @@ #define CODA_STREAM_ENDIAN_SELECT (1 << 0) #define CODA_REG_BIT_FRAME_MEM_CTRL 0x110 #define CODA_IMAGE_ENDIAN_SELECT (1 << 0) +#define CODA_REG_BIT_TEMP_BUF_ADDR 0x118 #define CODA_REG_BIT_RD_PTR(x) (0x120 + 8 * (x)) #define CODA_REG_BIT_WR_PTR(x) (0x124 + 8 * (x)) #define CODADX6_REG_BIT_SEARCH_RAM_BASE_ADDR 0x140 @@ -91,6 +92,14 @@ #define CODA_MODE_INVALID 0xffff #define CODA_REG_BIT_INT_ENABLE 0x170 #define CODA_INT_INTERRUPT_ENABLE (1 << 3) +#define CODA7_REG_BIT_RUN_AUX_STD 0x178 +#define CODA_MP4_AUX_MPEG4 0 +#define CODA_MP4_AUX_DIVX3 1 +#define CODA_VPX_AUX_THO 0 +#define CODA_VPX_AUX_VP6 1 +#define CODA_VPX_AUX_VP8 2 +#define CODA_H264_AUX_AVC 0 +#define CODA_H264_AUX_MVC 1 /* * Commands' mailbox: |