summaryrefslogtreecommitdiffstats
path: root/drivers/mmc/host/dw_mmc.c
diff options
context:
space:
mode:
authorUlf Hansson2016-11-09 21:00:26 +0100
committerUlf Hansson2016-11-29 09:05:26 +0100
commite173f8911f091fa50ccf8cc1fa316dd5569bc470 (patch)
treea742349f9b34bac35a9f278f8bfef4ebb7ffc989 /drivers/mmc/host/dw_mmc.c
parentmmc: core: Allow CMD13 polling when switching to HS mode for mmc (diff)
downloadkernel-qcow2-linux-e173f8911f091fa50ccf8cc1fa316dd5569bc470.tar.gz
kernel-qcow2-linux-e173f8911f091fa50ccf8cc1fa316dd5569bc470.tar.xz
kernel-qcow2-linux-e173f8911f091fa50ccf8cc1fa316dd5569bc470.zip
mmc: core: Update CMD13 polling policy when switch to HS DDR mode
According to the JEDEC specification, during bus timing change operations for mmc, sending a CMD13 could trigger CRC errors. As switching to HS DDR mode indeed causes a bus timing change, polling with CMD13 to detect card busy, may thus potentially trigger CRC errors. Currently these errors are treated as the switch to HS DDR mode failed. To improve this behaviour, let's instead tell __mmc_switch() to retry when it encounters CRC errors during polling. Moreover, when switching to HS DDR mode, let's make sure the CMD13 polling is done by having the mmc host and the mmc card, being configured to operate at the same selected bus speed timing. Fix this by providing MMC_TIMING_MMC_DDR52 as the timing parameter to __mmc_switch(). Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org> Tested-by: Linus Walleij <linus.walleij@linaro.org> Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Diffstat (limited to 'drivers/mmc/host/dw_mmc.c')
0 files changed, 0 insertions, 0 deletions