diff options
| author | Or Gerlitz | 2017-03-21 14:59:13 +0100 |
|---|---|---|
| committer | David S. Miller | 2017-03-22 20:11:12 +0100 |
| commit | d85cdccbb3fe9a632ec9d0f4e4526c8c84fc3523 (patch) | |
| tree | a616add22f6240e7f1236708bf178bbce36bbfd8 /drivers/net/ethernet/mellanox/mlx5/core/eswitch.h | |
| parent | net/mlx5: Add missing entries for set/query rate limit commands (diff) | |
| download | kernel-qcow2-linux-d85cdccbb3fe9a632ec9d0f4e4526c8c84fc3523.tar.gz kernel-qcow2-linux-d85cdccbb3fe9a632ec9d0f4e4526c8c84fc3523.tar.xz kernel-qcow2-linux-d85cdccbb3fe9a632ec9d0f4e4526c8c84fc3523.zip | |
net/mlx5e: Change the TC offload rule add/del code path to be per NIC or E-Switch
Refactor the code to deal with add/del TC rules to have handler per NIC/E-switch
offloading use case, and push the latter into the e-switch code. This provides
better separation and is to be used in down-stream patch for applying a fix.
Fixes: bffaa916588e ("net/mlx5: E-Switch, Add control for inline mode")
Signed-off-by: Or Gerlitz <ogerlitz@mellanox.com>
Reviewed-by: Roi Dayan <roid@mellanox.com>
Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/mellanox/mlx5/core/eswitch.h')
| -rw-r--r-- | drivers/net/ethernet/mellanox/mlx5/core/eswitch.h | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/drivers/net/ethernet/mellanox/mlx5/core/eswitch.h b/drivers/net/ethernet/mellanox/mlx5/core/eswitch.h index 5b78883d5654..9227a83a97e3 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/eswitch.h +++ b/drivers/net/ethernet/mellanox/mlx5/core/eswitch.h @@ -271,6 +271,11 @@ struct mlx5_flow_handle * mlx5_eswitch_add_offloaded_rule(struct mlx5_eswitch *esw, struct mlx5_flow_spec *spec, struct mlx5_esw_flow_attr *attr); +void +mlx5_eswitch_del_offloaded_rule(struct mlx5_eswitch *esw, + struct mlx5_flow_handle *rule, + struct mlx5_esw_flow_attr *attr); + struct mlx5_flow_handle * mlx5_eswitch_create_vport_rx_rule(struct mlx5_eswitch *esw, int vport, u32 tirn); |