summaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/stmicro/Makefile
diff options
context:
space:
mode:
authorNiklas Cassel2018-02-26 22:47:06 +0100
committerDavid S. Miller2018-02-27 20:28:10 +0100
commit15d2ee42a3087089e73ad52fd8c1b37ab496b87c (patch)
tree4398ff013da49baba0df9d3ff5ef1a56816a7c15 /drivers/net/ethernet/stmicro/Makefile
parentMerge branch 'RDS-optimized-notification-for-zerocopy-completion' (diff)
downloadkernel-qcow2-linux-15d2ee42a3087089e73ad52fd8c1b37ab496b87c.tar.gz
kernel-qcow2-linux-15d2ee42a3087089e73ad52fd8c1b37ab496b87c.tar.xz
kernel-qcow2-linux-15d2ee42a3087089e73ad52fd8c1b37ab496b87c.zip
net: stmmac: ensure that the MSS desc is the last desc to set the own bit
A dma_wmb() is used to guarantee the ordering, with respect to other writes, to cache coherent DMA memory. There is a dma_wmb() in prepare_tx_desc()/prepare_tso_tx_desc() which ensures that TDES0/1/2 is written before TDES3 (which contains the own bit), for First Desc. However, in the rare case that MSS changes, there will be a MSS context descriptor in front of the regular DMA descriptors: <MSS desc> <- DMA Next Descriptor <First Desc> <desc n> <Last Desc> Thus, for this special case, we need a dma_wmb() after prepare_tso_tx_desc()/before writing the own bit to the MSS desc, so that we flush the write to TDES3 for First Desc, in order to ensure that the MSS descriptor is the last descriptor to set the own bit. Signed-off-by: Niklas Cassel <niklas.cassel@axis.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/stmicro/Makefile')
0 files changed, 0 insertions, 0 deletions