summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/sunxi/pinctrl-sun8i-a33.c
diff options
context:
space:
mode:
authorIcenowy Zheng2018-03-16 15:02:08 +0100
committerLinus Walleij2018-03-27 15:06:25 +0200
commit29dfc6bbcc5e1ef7ce1008c4713387efb8f567d2 (patch)
treea82af901a65b05b017648dd523b072fd29b0ed09 /drivers/pinctrl/sunxi/pinctrl-sun8i-a33.c
parentpinctrl: sunxi: refactor irq related register function to have desc (diff)
downloadkernel-qcow2-linux-29dfc6bbcc5e1ef7ce1008c4713387efb8f567d2.tar.gz
kernel-qcow2-linux-29dfc6bbcc5e1ef7ce1008c4713387efb8f567d2.tar.xz
kernel-qcow2-linux-29dfc6bbcc5e1ef7ce1008c4713387efb8f567d2.zip
pinctrl: sunxi: introduce IRQ bank conversion function
The Allwinner H6 SoC have its pin controllers with the first IRQ-capable GPIO bank at IRQ bank 1 and the second bank at IRQ bank 5. Some refactors in the sunxi pinctrl framework are needed. This commit introduces a IRQ bank conversion function, which replaces the "(bank_base + bank)" code in IRQ register access. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'drivers/pinctrl/sunxi/pinctrl-sun8i-a33.c')
0 files changed, 0 insertions, 0 deletions