summaryrefslogtreecommitdiffstats
path: root/drivers/powercap/Kconfig
diff options
context:
space:
mode:
authorZhang Rui2019-07-10 15:44:30 +0200
committerRafael J. Wysocki2019-07-11 15:08:58 +0200
commit3382388d714891fc0f575926189f33d22e7c960b (patch)
treeaffa221ed25b32256fc34a920ff0a21b4485c21f /drivers/powercap/Kconfig
parentintel_rapl: cleanup hardcoded MSR access (diff)
downloadkernel-qcow2-linux-3382388d714891fc0f575926189f33d22e7c960b.tar.gz
kernel-qcow2-linux-3382388d714891fc0f575926189f33d22e7c960b.tar.xz
kernel-qcow2-linux-3382388d714891fc0f575926189f33d22e7c960b.zip
intel_rapl: abstract RAPL common code
Split intel_rapl.c to intel_rapl_common.c and intel_rapl_msr.c, where intel_rapl_common.c contains the common code that can be used by both MSR and MMIO interface. intel_rapl_msr.c contains the implementation of RAPL MSR interface. Reviewed-by: Pandruvada, Srinivas <srinivas.pandruvada@intel.com> Tested-by: Pandruvada, Srinivas <srinivas.pandruvada@intel.com> Signed-off-by: Zhang Rui <rui.zhang@intel.com> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Diffstat (limited to 'drivers/powercap/Kconfig')
-rw-r--r--drivers/powercap/Kconfig11
1 files changed, 7 insertions, 4 deletions
diff --git a/drivers/powercap/Kconfig b/drivers/powercap/Kconfig
index 42d3798c88f0..dc1c1381d7fa 100644
--- a/drivers/powercap/Kconfig
+++ b/drivers/powercap/Kconfig
@@ -16,14 +16,17 @@ menuconfig POWERCAP
if POWERCAP
# Client driver configurations go here.
+config INTEL_RAPL_CORE
+ tristate
+
config INTEL_RAPL
- tristate "Intel RAPL Support"
+ tristate "Intel RAPL Support via MSR Interface"
depends on X86 && IOSF_MBI
- default n
+ select INTEL_RAPL_CORE
---help---
This enables support for the Intel Running Average Power Limit (RAPL)
- technology which allows power limits to be enforced and monitored on
- modern Intel processors (Sandy Bridge and later).
+ technology via MSR interface, which allows power limits to be enforced
+ and monitored on modern Intel processors (Sandy Bridge and later).
In RAPL, the platform level settings are divided into domains for
fine grained control. These domains include processor package, DRAM