summaryrefslogtreecommitdiffstats
path: root/include/asm-sparc64/thread_info.h
diff options
context:
space:
mode:
authorDavid S. Miller2006-02-02 00:55:21 +0100
committerDavid S. Miller2006-03-20 10:11:32 +0100
commit517af33237ecfc3c8a93b335365fa61e741ceca4 (patch)
tree58eff40eb4c517c4fd49fd347d38273ee1e1ee4b /include/asm-sparc64/thread_info.h
parent[SPARC64]: Kill out-of-date commentary in asm-sparc64/tsb.h (diff)
downloadkernel-qcow2-linux-517af33237ecfc3c8a93b335365fa61e741ceca4.tar.gz
kernel-qcow2-linux-517af33237ecfc3c8a93b335365fa61e741ceca4.tar.xz
kernel-qcow2-linux-517af33237ecfc3c8a93b335365fa61e741ceca4.zip
[SPARC64]: Access TSB with physical addresses when possible.
This way we don't need to lock the TSB into the TLB. The trick is that every TSB load/store is registered into a special instruction patch section. The default uses virtual addresses, and the patch instructions use physical address load/stores. We can't do this on all chips because only cheetah+ and later have the physical variant of the atomic quad load. Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'include/asm-sparc64/thread_info.h')
0 files changed, 0 insertions, 0 deletions