diff options
| author | Ilan Tayari | 2017-04-18 12:10:41 +0200 |
|---|---|---|
| committer | Saeed Mahameed | 2017-06-27 15:36:47 +0200 |
| commit | a9956d35d199beb406727a4496bc5d7f09c82976 (patch) | |
| tree | 8b7bddf8e41ff0cd43250564a64ccbbb5592f4e5 /include/linux/mlx5/driver.h | |
| parent | net/mlx5: FPGA, Add SBU bypass and reset flows (diff) | |
| download | kernel-qcow2-linux-a9956d35d199beb406727a4496bc5d7f09c82976.tar.gz kernel-qcow2-linux-a9956d35d199beb406727a4496bc5d7f09c82976.tar.xz kernel-qcow2-linux-a9956d35d199beb406727a4496bc5d7f09c82976.zip | |
net/mlx5: FPGA, Add SBU infrastructure
Add interface to initialize and interact with Innova FPGA SBU
connections.
A client driver may use these functions to set up a high-speed DMA
connection with its SBU hardware logic, and send/receive messages
over this connection.
A later patch in this patchset will make use of these functions for
Innova IPSec offload in mlx5 Ethernet driver.
Add commands to retrieve Innova FPGA SBU capabilities, and to
read/write Innova FPGA configuration space registers and memory,
over internal I2C.
At high level, the FPGA configuration space is divided such:
0x00000000 - 0x007fffff is reserved for the SBU
0x00800000 - 0xffffffff is reserved for the Shell
0x400000000 - ... is DDR memory
A later patchset will add support for accessing FPGA CrSpace and memory
over a high-speed connection. This is the reason for the ACCESS_TYPE
enumeration, which currently only supports I2C.
Signed-off-by: Ilan Tayari <ilant@mellanox.com>
Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
Diffstat (limited to 'include/linux/mlx5/driver.h')
| -rw-r--r-- | include/linux/mlx5/driver.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/include/linux/mlx5/driver.h b/include/linux/mlx5/driver.h index 32b0835d4491..2ab4ae3e3a1a 100644 --- a/include/linux/mlx5/driver.h +++ b/include/linux/mlx5/driver.h @@ -111,6 +111,7 @@ enum { MLX5_REG_DCBX_APP = 0x4021, MLX5_REG_FPGA_CAP = 0x4022, MLX5_REG_FPGA_CTRL = 0x4023, + MLX5_REG_FPGA_ACCESS_REG = 0x4024, MLX5_REG_PCAP = 0x5001, MLX5_REG_PMTU = 0x5003, MLX5_REG_PTYS = 0x5004, |