diff options
| author | Dinh Nguyen | 2019-06-05 17:05:51 +0200 |
|---|---|---|
| committer | David S. Miller | 2019-06-06 23:21:06 +0200 |
| commit | 40ae25505fe834648ce4aa70b073ee934942bfdb (patch) | |
| tree | eb05d79c9776b8b6e742eab7cdc958fbc60c0018 /security | |
| parent | dt-bindings: socfpga-dwmac: add "altr, socfpga-stmmac-a10-s10" binding (diff) | |
| download | kernel-qcow2-linux-40ae25505fe834648ce4aa70b073ee934942bfdb.tar.gz kernel-qcow2-linux-40ae25505fe834648ce4aa70b073ee934942bfdb.tar.xz kernel-qcow2-linux-40ae25505fe834648ce4aa70b073ee934942bfdb.zip | |
net: stmmac: socfpga: fix phy and ptp_ref setup for Arria10/Stratix10
On the Arria10, Agilex, and Stratix10 SoC, there are a few differences from
the Cyclone5 and Arria5:
- The emac PHY setup bits are in separate registers.
- The PTP reference clock select mask is different.
- The register to enable the emac signal from FPGA is different.
Thus, this patch creates a separate function for setting the phy modes on
Arria10/Agilex/Stratix10. The separation is based a new DTS binding:
"altr,socfpga-stmmac-a10-s10".
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'security')
0 files changed, 0 insertions, 0 deletions