summaryrefslogtreecommitdiffstats
path: root/arch/arm64/include/asm/cacheflush.h
Commit message (Expand)AuthorAgeFilesLines
* treewide: decouple cacheflush.h and set_memory.hLaura Abbott2017-05-091-1/+0Star
* treewide: move set_memory_* functions away from cacheflush.hLaura Abbott2017-05-091-4/+1Star
* arm64: mm: add set_memory_valid()AKASHI Takahiro2017-04-051-0/+1
* arm64: Remove I-cache invalidation from flush_cache_range()Catalin Marinas2016-11-231-1/+5
* arm64: Add uprobe supportPratyush Anand2016-11-071-0/+1
* arm64: mm: convert __dma_* routines to use start, sizeKwangwoo Lee2016-08-221-1/+2
* Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2016-03-251-7/+0Star
|\
| * arm64: drop unused __local_flush_icache_all()Kefeng Wang2016-03-211-7/+0Star
* | asm-generic: Consolidate mark_rodata_ro()Kees Cook2016-02-221-4/+0Star
|/
* arm64: Use PoU cache instr for I/D coherencyAshok Kumar2015-12-171-0/+1
* arm64: flush: use local TLB and I-cache invalidationWill Deacon2015-10-071-0/+7
* arm64: kill flush_cache_all()Mark Rutland2015-05-191-5/+0Star
* arm64: add better page protections to arm64Laura Abbott2015-01-221-0/+5
* arm64: compat: align cacheflush syscall with arch/armVladimir Murzin2014-12-011-1/+1
* arm64: Add CONFIG_DEBUG_SET_MODULE_RONX supportLaura Abbott2014-09-081-0/+4
* arm64: Fix barriers used for page table modificationsCatalin Marinas2014-07-241-10/+1Star
* arm64: barriers: make use of barrier options with explicit barriersWill Deacon2014-05-091-2/+2
* arm64: Implement coherent DMA API based on swiotlbCatalin Marinas2014-02-271-0/+7
* arm64: add DSB after icache flush in __flush_icache_all()Vinayak Kale2014-02-051-0/+1
* arm64: Remove __flush_dcache_page()Catalin Marinas2013-06-071-3/+0Star
* arm64: Convert empty flush_cache_{mm,page} functions to static inlineCatalin Marinas2012-11-231-2/+9
* arm64: Cache maintenance routinesCatalin Marinas2012-09-171-0/+148