summaryrefslogtreecommitdiffstats
path: root/arch/mips/include
Commit message (Expand)AuthorAgeFilesLines
* dma-mapping: consolidate dma_set_maskChristoph Hellwig2015-09-101-16/+0Star
* dma-mapping: consolidate dma_supportedChristoph Hellwig2015-09-101-6/+0Star
* dma-mapping: cosolidate dma_mapping_errorChristoph Hellwig2015-09-101-8/+0Star
* dma-mapping: consolidate dma_{alloc,free}_noncoherentChristoph Hellwig2015-09-101-6/+0Star
* dma-mapping: consolidate dma_{alloc,free}_{attrs,coherent}Christoph Hellwig2015-09-101-31/+0Star
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-09-0459-682/+957
|\
| * Merge branch '4.2-fixes' into mips-for-linux-nextRalf Baechle2015-09-032-17/+18
| |\
| | * MIPS: UAPI: Fix unrecognized opcode WSBH/DSBH/DSHD when using MIPS16.Yousong Zhou2015-09-031-3/+9
| | * MIPS: pgtable-bits.h: Correct _PAGE_GLOBAL_SHIFT build failureMaciej W. Rozycki2015-08-301-14/+9Star
| * | MIPS: inst.h: Add new MIPS R6 FPU opcodesMarkos Chandras2015-09-031-2/+7
| * | MIPS: Octeon: Fix management port MII address on Kontron S1901Aaro Koskinen2015-09-031-0/+2
| * | MIPS: Octeon: Set up 1:1 mapping between CN68XX PKO queues and portsJanne Huttunen2015-09-031-0/+3
| * | STAGING: Octeon: Support CN68XX style WQEJanne Huttunen2015-09-032-63/+254
| * | MIPS: Octeon: Add definitions for setting up SSOJanne Huttunen2015-09-031-0/+29
| * | MIPS: Octeon: Support all PIP input ports on CN68XXJanne Huttunen2015-09-031-1/+1
| * | MIPS: Tidy up FPU context switchingPaul Burton2015-09-032-25/+17Star
| * | MIPS: Add uprobes support.Ralf Baechle2015-09-035-2/+147
| * | MIPS: Set trap_no field in thread_struct on exception.Ralf Baechle2015-09-031-0/+2
| * | MIPS: Remove all the uses of custom gpio.hAlban Bedel2015-09-0316-470/+15Star
| * | MIPS: Select CONFIG_ARCH_USE_CMPXCHG_LOCKREF for MIPS64Paul Burton2015-09-031-0/+5
| * | MIPS: Get rid of finish_arch_switch().Ralf Baechle2015-09-031-25/+23Star
| * | MIPS: Use Ingenic-specific write combine attribute on all Ingenic platformsAlex Smith2015-09-031-1/+1
| * | MIPS: Fix definition of pgprot_writecombine()Alex Smith2015-09-031-0/+2
| * | MIPS: AT_HWCAP aux vector infrastructurePaul Burton2015-09-032-1/+11
| * | MIPS: Add definitions for extended contextPaul Burton2015-09-033-1/+68
| * | MIPS: Indicate FP mode in sigcontext sc_used_mathPaul Burton2015-09-031-0/+9
| * | MIPS: Use common FP sigcontext code for O32 compatPaul Burton2015-09-031-0/+3
| * | MIPS: Add offsets to sigcontext FP fields to struct mips_abiPaul Burton2015-09-031-0/+4
| * | MIPS: cevt-r4k: Migrate to new 'set-state' interfaceViresh Kumar2015-09-031-1/+0Star
| * | MIPS: Rearrange ENTRYLO field definitionsJames Hogan2015-09-031-25/+27
| * | MIPS: Probe for small (1KiB) page supportJames Hogan2015-09-032-0/+5
| * | MIPS: Refactor dumping of TLB registers for r3k/r4kJames Hogan2015-09-031-0/+1
| * | MIPS: Treat CP1 control registers as unsigned ints.Ralf Baechle2015-09-031-1/+1
| * | MIPS: Use unsigned int when reading CP0 registersChris Packham2015-09-031-2/+2
| * | MIPS: Introduce accessors for MSA vector registersPaul Burton2015-09-032-0/+194
| * | MIPS: Declare MSA MI10 instruction formatsLeonid Yegoshin2015-09-031-1/+30
| * | MIPS: Remove "__weak" definition from arch-specific linkage.hBjorn Helgaas2015-09-031-1/+0Star
| * | MIPS: Remove "weak" from mips_cdmm_phys_base() declarationBjorn Helgaas2015-09-031-2/+2
| * | MIPS: Remove "weak" from get_c0_fdc_int() declarationBjorn Helgaas2015-09-031-1/+1
| * | MIPS: Remove "weak" from get_c0_compare_int() declarationBjorn Helgaas2015-09-031-1/+1
| * | MIPS: MT: Remove "weak" from vpe_run() declarationBjorn Helgaas2015-08-261-1/+1
| * | MIPS: Remove "weak" from platform_maar_init() declarationBjorn Helgaas2015-08-261-1/+1
| * | MIPS: CPC: Remove "weak" from mips_cpc_phys_base() and make it staticBjorn Helgaas2015-08-261-10/+0Star
| * | MIPS: Drop CONFIG_RUNTIME_DEBUG & debug.hPaul Burton2015-08-261-48/+0Star
| * | MIPS: Set up FTLB probability for I6400Markos Chandras2015-08-261-0/+2
| * | MIPS: CM: Add support for reporting CM cache errorsMarkos Chandras2015-08-261-0/+9
| * | MIPS: mips-cm: Extend CM accessors for 64-bit CPUsMarkos Chandras2015-08-261-4/+44
| * | MIPS: CM: Add GCR_L2_CONFIG register accessorsPaul Burton2015-08-261-0/+11
| * | MIPS: mips-cm: Implement mips_cm_revisionPaul Burton2015-08-261-0/+21
| * | MIPS: Add cases for CPU_I6400Markos Chandras2015-08-261-0/+4
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-23 18:43:47 +0200