summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/c-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* [MIPS] Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto2006-04-191-1/+2
* [MIPS] TX49XX has prefetch.Atsushi Nemoto2006-03-211-0/+1
* [MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto2006-03-181-4/+9
* [MIPS] Initialize S-cache function pointers even on S-cache-less CPUs.Ralf Baechle2006-02-281-5/+11
* [MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto2006-02-141-90/+14Star
* [MIPS] Remove wrong __user tags.Atsushi Nemoto2006-02-071-4/+3Star
* MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle2006-01-101-2/+2
* Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle2005-10-291-16/+17
* Cleanup the mess in cpu_cache_init.Ralf Baechle2005-10-291-1/+1
* Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer2005-10-291-0/+1
* Minor code cleanup.Thiemo Seufer2005-10-291-15/+15
* More .set push/pop.Thiemo Seufer2005-10-291-2/+2
* Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer2005-10-291-2/+2
* Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle2005-10-291-3/+2Star
* More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2005-10-291-2/+1Star
* Mark a few variables __read_mostly.Ralf Baechle2005-10-291-1/+7
* MIPS R2 instruction hazard handling.Ralf Baechle2005-10-291-0/+1
* Better interface to run uncached cache setup code.Thiemo Seufer2005-10-291-4/+2Star
* Sparseify MIPS.Ralf Baechle2005-10-291-3/+4
* Base Au1200 2.6 support.Pete Popov2005-10-291-0/+4
* Use intermediate variable.Thiemo Seufer2005-10-291-3/+3
* Moves a test which determines if we actually need to perform aRalf Baechle2005-10-291-7/+7
* Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle2005-10-291-1/+3
* 25Kf is also physically indexed.Ralf Baechle2005-10-291-0/+1
* 20Kc and SB1 don't suffer from aliases.Ralf Baechle2005-10-291-0/+2
* Move missplaced code line to the right place.Ralf Baechle2005-10-291-3/+2Star
* Use hardware mechanism to deal with cache aliases in the 24K.Ralf Baechle2005-10-291-2/+10
* Remove old wrong bits of cache code.Ralf Baechle2005-10-291-3/+0Star
* [PATCH] mips: nuke trailing whitespaceRalf Baechle2005-09-051-8/+8
* [PATCH] mips: clean up 32/64-bit configurationRalf Baechle2005-09-051-2/+2
* Linux-2.6.12-rc2Linus Torvalds2005-04-171-0/+1260
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-16 04:40:01 +0200