summaryrefslogtreecommitdiffstats
path: root/arch/mips
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Separate XPA CPU feature into LPA and MVHJames Hogan2016-05-133-2/+11
* MIPS: math-emu: Fix jalr emulation when rd == $0Paul Burton2016-05-131-3/+5
* MIPS: math-emu: Fix m{add,sub}.s shiftsPaul Burton2016-05-135-19/+25
* MIPS: math-emu: Fix code indentationPaul Burton2016-05-132-2/+2
* MIPS: math-emu: Fix bit-width in ieee754dp_{mul, maddf, msubf} commentsPaul Burton2016-05-132-2/+2
* MIPS: math-emu: Add z argument macrosPaul Burton2016-05-135-9/+20
* MIPS: math-emu: Unify ieee754dp_m{add,sub}fPaul Burton2016-05-133-272/+21Star
* MIPS: math-emu: Unify ieee754sp_m{add,sub}fPaul Burton2016-05-133-261/+21Star
* MIPS: math-emu: Emulate MIPSr6 sel.fmt instructionPaul Burton2016-05-131-2/+24
* MIPS: inst: Declare fsel_op for sel.fmt instructionPaul Burton2016-05-131-0/+1
* MIPS: Fix BC1{EQ,NE}Z return offset calculationPaul Burton2016-05-131-15/+3Star
* MIPS: math-emu: Fix BC1{EQ,NE}Z emulationPaul Burton2016-05-131-5/+6
* MIPS: Add support for extending builtin cmdlineRabin Vincent2016-05-132-0/+12
* MIPS: Don't add leading spacing to command linesRabin Vincent2016-05-131-2/+4
* MIPS: genex: Indent delay slots & clean whitespaceJames Hogan2016-05-131-28/+28
* MIPS: Support extended ASIDsPaul Burton2016-05-136-1/+58
* MIPS: Retrieve ASID masks using function accepting struct cpuinfo_mipsPaul Burton2016-05-1310-55/+86
* MIPS: KVM/locore.S: Relax noatJames Hogan2016-05-131-11/+5Star
* MIPS: KVM/locore.S: Only preserve callee saved registersJames Hogan2016-05-131-47/+1Star
* MIPS: KVM: Abstract guest ASID maskPaul Burton2016-05-133-15/+18
* MIPS: Add & use CP0_EntryHi ASID definitionsJames Hogan2016-05-134-4/+6
* MIPS: KVM/locore.S: Don't preserve host ASID around vcpu_runJames Hogan2016-05-131-12/+0Star
* MIPS: Change my email addressJohn Crispin2016-05-1356-58/+58
* MIPS: Implement __arch_bitrev* using bitswap for MIPSr6Paul Burton2016-05-132-0/+31
* MIPS: make PCI_DMA_BUS_IS_PHYS=1 constantSergey Ryazanov2016-05-135-20/+4Star
* MIPS64: Support of at least 48 bits of SEGBITSLeonid Yegoshin2016-05-133-8/+29
* MIPS64: signal: Fix o32 sigaction syscallLeonid Yegoshin2016-05-132-4/+10
* MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin2016-05-131-1/+1
* MIPS: traps: remove unused variableTony Wu2016-05-131-1/+0Star
* MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen2016-05-137-8/+55
* MIPS: Loongson-3: Fast TLB refill handlerHuacai Chen2016-05-139-5/+149
* MIPS: Loongson: Invalidate special TLBs when neededHuacai Chen2016-05-133-12/+27
* MIPS: Loongson-3: Set cache flush handlers to cache_noopHuacai Chen2016-05-131-0/+14
* MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen2016-05-1314-30/+199
* MIPS: Loongson-3: Adjust irq dispatch to speedup processingHuacai Chen2016-05-131-4/+6
* MIPS: Loongson-3: Move chipset ACPI code from drivers to archHuacai Chen2016-05-132-1/+151
* MIPS: BCM1480: bcm1480_regs.h: strip redundant commentsAntonio Ospite2016-05-131-2/+2
* MIPS: Add and use watch register field definitionsJames Hogan2016-05-133-36/+63
* MIPS: Add and use CAUSEF_WP definitionJames Hogan2016-05-132-4/+3Star
* MIPS: module: fix incorrect IS_ERR_VALUE macro usagesAndrzej Hajda2016-05-132-2/+2
* MIPS: math-emu: Always propagate sNaN payload in quietingMaciej W. Rozycki2016-05-132-6/+12
* MIPS: ELF: Restructure personality macrosMaciej W. Rozycki2016-05-131-7/+7
* MIPS: Fix uapi include in exported asm/siginfo.hJames Hogan2016-05-131-3/+1Star
* MIPS: Octeon: Mark some functions __init in smp.cYang Shi2016-05-131-2/+2
* MIPS: BMIPS: Improve BCM6368 device treeÁlvaro Fernández Rojas2016-05-132-14/+22
* MIPS: BMIPS: Improve BCM6328 device treeÁlvaro Fernández Rojas2016-05-131-11/+39
* MIPS: BMIPS: Add support for BCM63268Álvaro Fernández Rojas2016-05-131-0/+1
* MIPS: BMIPS: Add device tree example for BCM6358Álvaro Fernández Rojas2016-05-134-0/+182
* MIPS: BMIPS: Add BCM6358 supportÁlvaro Fernández Rojas2016-05-132-0/+43
* MIPS: BMIPS: Pretty print BMIPS5200 processor nameFlorian Fainelli2016-05-131-1/+4