summaryrefslogtreecommitdiffstats
path: root/arch/riscv/configs
Commit message (Expand)AuthorAgeFilesLines
* riscv: defconfig: Update the defconfigAlistair Francis2019-08-141-0/+2
* riscv: rv32_defconfig: Update the defconfigAlistair Francis2019-08-141-0/+3
* riscv: defconfig: align RV64 defconfig to the output of "make savedefconfig"Paul Walmsley2019-07-311-5/+5
* riscv: defconfig: enable SOC_SIFIVELoys Ollivier2019-07-011-5/+1Star
* RISC-V: defconfig: Enable NO_HZ_IDLE and HIGH_RES_TIMERSAnup Patel2019-07-012-0/+4
* RISC-V: defconfig: enable MMC & SPI for RISC-VAtish Patra2019-06-261-0/+5
* RISC-V: defconfig: enable clocks, serial consoleKevin Hilman2019-06-111-0/+4
* RISC-V: Add separate defconfig for 32bit systemsAnup Patel2019-04-091-0/+84
* RISC-V: defconfig: Add CRYPTO_DEV_VIRTIO=yPalmer Dabbelt2019-01-231-0/+1
* RISC-V: defconfig: Enable Generic PCIE by defaultAlistair Francis2019-01-231-1/+2
* RISC-V: defconfig: Move CONFIG_PCI{,E_XILINX}Palmer Dabbelt2019-01-231-2/+2
* RISC-V: defconfig: Enable RISC-V SBI earlycon supportAnup Patel2018-12-171-0/+1
* RISC-V: defconfig: Enable printk timestampsAnup Patel2018-11-131-0/+1
* RISC-V: refresh defconfigAnup Patel2018-11-021-8/+8
* irqchip: add a SiFive PLIC driverChristoph Hellwig2018-08-131-0/+1
* RISC-V: Add CONFIG_HVC_RISCV_SBI=y to defconfigPalmer Dabbelt2018-06-111-0/+1
* RISC-V: Enable module support in defconfigZong Li2018-04-031-0/+2
* RISC-V: Add a basic defconfigKarsten Merker2018-01-081-0/+75
* RISC-V: Build InfrastructurePalmer Dabbelt2017-09-271-0/+0