| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | RISC-V: Add interrupt related SCAUSE defines in asm/csr.h | Anup Patel | 2019-05-17 | 1 | -12/+4 |
| * | riscv: print the unexpected interrupt cause | Christoph Hellwig | 2019-04-25 | 1 | -1/+2 |
| * | RISC-V: Show IPI stats | Anup Patel | 2018-10-23 | 1 | -0/+8 |
| * | RISC-V: No need to pass scause as arg to do_IRQ() | Anup Patel | 2018-10-23 | 1 | -2/+2 |
| * | clocksource: new RISC-V SBI timer driver | Palmer Dabbelt | 2018-08-13 | 1 | -0/+3 |
| * | RISC-V: implement low-level interrupt handling | Christoph Hellwig | 2018-08-13 | 1 | -9/+43 |
| * | RISC-V: Don't include irq-riscv-intc.h | Palmer Dabbelt | 2018-07-04 | 1 | -4/+0 |
| * | RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handler | Palmer Dabbelt | 2018-03-14 | 1 | -13/+0 |
| * | RISC-V: Init and Halt Code | Palmer Dabbelt | 2017-09-27 | 1 | -0/+39 |
 |
index : openslx/kernel-qcow2-linux.git | |
| In-kernel qcow2 (Kernel part) | OpenSLX |
| summaryrefslogtreecommitdiffstats |