summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Fix the rv32i kernel buildPalmer Dabbelt2018-07-041-11/+11
|\
| * RISC-V: Change variable type for 32-bit compatibleZong Li2018-07-041-11/+11
* | RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson2018-07-041-1/+1
* | RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt2018-07-041-4/+0Star
* | riscv: remove unnecessary of_platform_populate callRob Herring2018-07-041-5/+0Star
* | RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab2018-07-041-2/+2
|/
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-156-3/+503
|\
| * RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-112-2/+3
| |\
| | * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-091-1/+2
| | * riscv: no __user for probe_kernel_address()Luc Van Oostenryck2018-06-071-1/+1
| * | RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab2018-06-111-0/+12
| * | riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't setAlan Kao2018-06-111-1/+1
| * | perf: riscv: preliminary RISC-V supportAlan Kao2018-06-042-0/+487
| |/
* | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2018-06-081-1/+0Star
|\ \
| * | drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton2018-05-171-1/+0Star
| |/
* | Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2018-06-051-14/+2Star
|\ \
| * | signal/riscv: Replace do_trap_siginfo with force_sig_faultEric W. Biederman2018-04-251-8/+2Star
| * | signal/riscv: Use force_sig_fault where appropriateEric W. Biederman2018-04-251-8/+1Star
| * | signal: Ensure every siginfo we send has all bits initializedEric W. Biederman2018-04-251-0/+1
* | | riscv: add swiotlb supportChristoph Hellwig2018-05-191-0/+2
| |/ |/|
* | RISC-V: build vdso-dummy.o with -no-pieAurelien Jarno2018-04-241-1/+1
|/
* Merge tag 'riscv-for-linus-4.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2018-04-058-19/+772
|\
| * RISC-V: Fixes to module loadingPalmer Dabbelt2018-04-034-6/+338
| |\
| | * RISC-V: Support SUB32 relocation type in kernel moduleZong Li2018-04-031-0/+8
| | * RISC-V: Support ADD32 relocation type in kernel moduleZong Li2018-04-031-0/+8
| | * RISC-V: Support ALIGN relocation type in kernel moduleZong Li2018-04-031-0/+10
| | * RISC-V: Support RVC_BRANCH/JUMP relocation type in kernel modulewqZong Li2018-04-031-0/+35
| | * RISC-V: Support HI20/LO12_I/LO12_S relocation type in kernel moduleZong Li2018-04-031-0/+42
| | * RISC-V: Support CALL relocation type in kernel moduleZong Li2018-04-031-0/+22
| | * RISC-V: Support GOT_HI20/CALL_PLT relocation type in kernel moduleZong Li2018-04-031-10/+52
| | * RISC-V: Add section of GOT.PLT for kernel moduleZong Li2018-04-032-2/+20
| | * RISC-V: Add sections of PLT and GOT for kernel moduleZong Li2018-04-033-0/+147
| * | riscv/ftrace: Add HAVE_FUNCTION_GRAPH_RET_ADDR_PTR supportAlan Kao2018-04-032-1/+7
| * | riscv/ftrace: Add DYNAMIC_FTRACE_WITH_REGS supportAlan Kao2018-04-032-0/+139
| * | riscv/ftrace: Add ARCH_SUPPORTS_FTRACE_OPS supportAlan Kao2018-04-031-0/+3
| * | riscv/ftrace: Add dynamic function graph tracer supportAlan Kao2018-04-032-1/+118
| * | riscv/ftrace: Add dynamic function tracer supportAlan Kao2018-04-034-12/+168
| |/
* | Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds2018-04-052-17/+3Star
|\ \
| * | RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handlerPalmer Dabbelt2018-03-142-17/+3Star
| |/
* / mm: add ksys_mmap_pgoff() helper; remove in-kernel calls to sys_mmap_pgoff()Dominik Brodowski2018-04-021-2/+2
|/
* Rename sbi_save to parse_dtb to improve code readabilityMichael Clark2018-02-202-2/+2
* RISC-V: Enable IRQ during exception handlingzongbox@gmail.com2018-02-201-2/+3
* Merge tag 'riscv-for-linus-4.16-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-02-077-42/+193
|\
| * riscv: rename sptbr to satpChristoph Hellwig2018-01-311-3/+3
| * riscv: add ZONE_DMA32Christoph Hellwig2018-01-311-0/+9
| * riscv: disable SUM in the exception handlerChristoph Hellwig2018-01-311-3/+6
| * riscv: remove redundant unlikely()Tobias Klauser2018-01-311-1/+1
| * riscv/ftrace: Add basic supportAlan Kao2018-01-313-0/+174
| * RISC-V: Remove mem_end command line processingPalmer Dabbelt2018-01-311-19/+0Star
| * RISC-V: Remove duplicate command-line parsing logicMichael Clark2018-01-311-16/+0Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-09-12 20:04:06 +0200