summaryrefslogtreecommitdiffstats
path: root/arch/x86/events/intel/lbr.c
Commit message (Expand)AuthorAgeFilesLines
* perf/x86/lbr: Avoid reading the LBRs when adaptive PEBS handles themAndi Kleen2019-04-161-1/+12
* perf/x86/intel: Support adaptive PEBS v4Kan Liang2019-04-161-0/+22
* x86/events: Mark expected switch-case fall-throughsGustavo A. R. Silva2019-01-291-0/+1
* perf/x86/intel: Add support/quirk for the MISPREDICT bit on Knights Landing CPUsJacek Tomaka2018-09-101-0/+4
* perf/x86/intel/lbr: Optimize context switches for the LBR call stackKan Liang2018-06-211-1/+23
* perf/x86/intel/lbr: Fix incomplete LBR call stackKan Liang2018-06-211-6/+26
* x86/cpu: Rename cpu_data.x86_mask to cpu_data.x86_steppingJia Zhang2018-02-151-1/+1
* License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman2017-11-021-0/+1
* Merge branch 'perf/urgent' into perf/core, to pick up latest fixes and refres...Ingo Molnar2017-07-301-0/+4
|\
| * perf/x86/intel: Add proper condition to run sched_task callbacksJiri Olsa2017-07-211-0/+4
* | perf/x86/intel: Record branch typeJin Yao2017-07-191-1/+51
|/
* perf/x86/intel: Constify the 'lbr_desc[]' array and make a function staticColin Ian King2017-06-301-2/+2
* perf/x86: Avoid exposing wrong/stale data in intel_pmu_lbr_read_32()Peter Zijlstra2017-04-141-0/+3
* perf/x86/intel: Remove an inconsistent NULL checkDan Carpenter2016-10-161-2/+2
* perf/x86/intel: Clean up LBR state trackingPeter Zijlstra2016-08-101-28/+29
* perf/x86/intel: Remove redundant test from intel_pmu_lbr_add()Peter Zijlstra2016-08-101-2/+1Star
* perf/x86/intel: Eliminate dead code in intel_pmu_lbr_del()Peter Zijlstra2016-08-101-6/+0Star
* perf/x86: Ensure perf_sched_cb_{inc,dec}() is only called from pmu::{add,del}()Peter Zijlstra2016-08-101-2/+2
* perf/x86/intel: Fix rdlbr_to() MSR reading typoPeter Zijlstra2016-07-071-1/+1
* perf/x86/intel: Add {rd,wr}lbr_{to,from} wrappersPeter Zijlstra2016-06-271-13/+40
* perf/x86/intel: Add MSR_LAST_BRANCH_FROM_x quirk for ctx switchDavid Carrillo-Cisneros2016-06-271-3/+21
* perf/x86/intel: Fix trivial formatting and style bugDavid Carrillo-Cisneros2016-06-271-3/+3
* perf/x86/intel: Fix MSR_LAST_BRANCH_FROM_x bug when no TSXDavid Carrillo-Cisneros2016-06-271-0/+52
* perf/x86/intel: Print LBR support statement after validationDavid Carrillo-Cisneros2016-06-271-9/+0Star
* Merge branch 'perf/urgent' into perf/core, to resolve conflictIngo Molnar2016-04-281-2/+4
|\
| * perf/x86/intel: Fix incorrect lbr_sel_mask valueKan Liang2016-04-281-2/+4
* | perf/x86/intel: Add LBR filter support for Silvermont and Airmont CPUsKan Liang2016-04-231-0/+18
* | perf/x86/intel: Add Goldmont CPU supportKan Liang2016-04-231-1/+12
|/
* Merge branch 'x86/cleanups' into x86/urgentIngo Molnar2016-03-171-1/+1
* perf/x86: Move perf_event.h to its new homeBorislav Petkov2016-02-171-1/+1
* perf/x86: Move perf_event_intel_lbr.c ........ => x86/events/intel/lbr.cBorislav Petkov2016-02-171-0/+1062