summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/gxbb.c
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: gxbb: no spread spectrum on mpll0Jerome Brunet2019-05-201-5/+0Star
* clk: meson-gxbb: round the vdec dividers to closestMaxime Jourdan2019-03-191-0/+2
* clk: meson: factorise meson64 peripheral clock controller driversJerome Brunet2019-02-041-75/+197
* clk: meson: rework and clean drivers dependenciesJerome Brunet2019-02-021-1/+4
* clk: meson: gxbb: claim clock controller input clock from DTJerome Brunet2019-01-181-13/+24
* Merge branch 'clk-fixes' into clk-nextStephen Boyd2018-12-141-0/+12
|\
| * clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICALChristian Hewitt2018-11-081-0/+12
* | Merge tag 'meson-clk-4.21-2' of https://github.com/BayLibre/clk-meson into cl...Stephen Boyd2018-12-131-1/+7
|\ \
| * | clk: meson: Fix GXL HDMI PLL fractional bits widthNeil Armstrong2018-11-271-1/+7
* | | clk: meson: Mark some things staticStephen Boyd2018-12-031-4/+4
|/ /
* | clk: meson-gxbb: Add video clocksNeil Armstrong2018-11-231-0/+722
* | clk: meson-gxbb: Fix HDMI PLL for GXL SoCsNeil Armstrong2018-11-231-2/+49
|/
* clk: meson: clk-pll: drop hard-coded rates from pll tablesJerome Brunet2018-09-261-60/+60
* clk: meson: clk-pll: remove od parametersJerome Brunet2018-09-261-256/+228Star
* clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessaryJerome Brunet2018-09-261-4/+8
* clk: meson: clk-pll: add enable bitJerome Brunet2018-09-261-2/+30
* clk: meson: add gen_clkJerome Brunet2018-07-091-0/+66
* clk: meson: stop rate propagation for audio clocksJerome Brunet2018-07-091-9/+7Star
* clk: meson: remove obsolete register accessJerome Brunet2018-07-091-34/+2Star
* clk: meson-gxbb: set fclk_div2 as CLK_IS_CRITICALNeil Armstrong2018-06-191-0/+1
* clk: meson: use SPDX license identifiers consistentlyJerome Brunet2018-05-181-14/+1Star
* clk: meson: gxbb: add the video decoder clocksMaxime Jourdan2018-05-151-0/+114
* clk: meson: Drop unused local variable and add staticStephen Boyd2018-03-141-2/+2
* clk: meson: clean-up clk81 clocksJerome Brunet2018-03-131-4/+2Star
* clk: meson: add fdiv clock gatesJerome Brunet2018-03-131-10/+90
* clk: meson: add mpll pre-dividerJerome Brunet2018-03-131-3/+20
* clk: meson: add gp0 frac parameter for axg and gxlJerome Brunet2018-03-131-1/+6
* clk: meson: remove special gp0 lock loopJerome Brunet2018-03-131-1/+0Star
* clk: meson: poke pll CNTL lastJerome Brunet2018-03-131-2/+2
* clk: meson: use hhi syscon if availableJerome Brunet2018-03-131-11/+28
* clk: meson: split divider and gate part of mpllJerome Brunet2018-03-131-21/+57
* clk: meson: migrate plls clocks to clk_regmapJerome Brunet2018-03-131-185/+239
* clk: meson: migrate the audio divider clock to clk_regmapJerome Brunet2018-03-131-21/+9Star
* clk: meson: migrate mplls clocks to clk_regmapJerome Brunet2018-03-131-84/+77Star
* clk: meson: migrate muxes to clk_regmapJerome Brunet2018-03-131-160/+150Star
* clk: meson: migrate dividers to clk_regmapJerome Brunet2018-03-131-109/+108Star
* clk: meson: migrate gates to clk_regmapJerome Brunet2018-03-131-129/+137
* clk: meson: add regmap to the clock controllersJerome Brunet2018-03-131-10/+23
* clk: meson: remove obsolete commentsJerome Brunet2018-03-131-6/+0Star
* clk: meson: only one loop index is necessary in probeJerome Brunet2018-03-131-7/+6Star
* clk: meson: use devm_of_clk_add_hw_providerJerome Brunet2018-03-131-2/+3
* clk: meson: use dev pointer where possibleJerome Brunet2018-03-131-1/+1
* clk: meson: gxbb: add the fractional part of the fixed_pllJerome Brunet2018-02-121-0/+5
* clk: meson: fix rate calculation of plls with a fractional partJerome Brunet2018-02-121-1/+13
* clk: meson: add the gxl hdmi pllJerome Brunet2018-02-121-2/+48
* clk: meson: add od3 to the pll driverJerome Brunet2018-02-121-0/+5
* clk: meson: remove useless pll rate params tablesJerome Brunet2018-02-121-94/+0Star
* clk: meson: make the spinlock naming more specificYixun Lan2017-12-141-56/+56
* clk: meson: gxbb: remove IGNORE_UNUSED from mmc clocksJerome Brunet2017-12-081-13/+3Star
* clk: meson: gxbb: fix wrong clock for SARADC/SANAYixun Lan2017-11-271-2/+2
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-24 14:20:26 +0200