summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson
Commit message (Expand)AuthorAgeFilesLines
* clk: meson-gxbb: un-export the CPU clockMartin Blumenstingl2017-05-291-1/+1
* clk: meson-gxbb: expose UART clocksHelmut Klein2017-05-291-3/+3
* clk: meson-gxbb: expose SPICC gateNeil Armstrong2017-05-291-1/+1
* clk: meson-gxbb: expose spdif master clockJerome Brunet2017-05-291-2/+2
* clk: meson-gxbb: expose i2s master clockJerome Brunet2017-05-291-1/+1
* clk: meson-gxbb: expose spdif clock gatesJerome Brunet2017-05-291-2/+2
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2017-05-109-49/+1150
|\
| * clk: meson: mpll: use 64bit math in rate_from_paramsMartin Blumenstingl2017-04-071-1/+1
| * clk: meson: mpll: fix division by zero in rate_from_paramsMartin Blumenstingl2017-04-071-11/+15
| * clk: meson: gxbb: add cts_i958 clockJerome Brunet2017-04-072-1/+23
| * clk: meson: gxbb: add cts_mclk_i958Jerome Brunet2017-04-072-1/+56
| * clk: meson: gxbb: add cts_amclkJerome Brunet2017-04-072-1/+71
| * clk: meson: add audio clock divider supportJerome Brunet2017-04-073-1/+155
| * clk: meson: gxbb: protect against holes in the onecell_data arrayJerome Brunet2017-04-071-0/+4
| * Merge branch 'v4.12/clk-drivers' into v4.12/clkKevin Hilman2017-04-057-48/+840
| |\
| | * clk: meson-gxbb: Add GXL/GXM GP0 VariantNeil Armstrong2017-04-042-28/+275
| | * clk: meson-gxbb: Add GP0 PLL init parametersNeil Armstrong2017-04-041-0/+13
| | * clk: meson: Add support for parameters for specific PLLsNeil Armstrong2017-04-042-2/+74
| | * clk: meson-gxbb: Add MALI clocksNeil Armstrong2017-04-041-0/+139
| | * clk: meson: mpll: correct N2 maximum valueJerome Brunet2017-03-271-1/+1
| | * clk: meson8b: add the mplls clocks 0, 1 and 2Jerome Brunet2017-03-272-1/+122
| | * clk: meson: gxbb: mpll: use rw operationJerome Brunet2017-03-271-3/+3
| | * clk: meson: mpll: add rw operationJerome Brunet2017-03-273-6/+180
| | * clk: gxbb: put dividers and muxes in tablesJerome Brunet2017-03-271-8/+20
| | * clk: meson8b: put dividers and muxes in tablesJerome Brunet2017-03-271-4/+18
| | * clk: meson: add missing const qualifiers on gate arraysJerome Brunet2017-03-272-2/+2
| | * clk: meson: fix SET_PARM macroJerome Brunet2017-03-271-1/+1
* | | Merge tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2017-05-091-7/+14
|\| |
| * | clk: meson-gxbb: Expose GP0 dt-bindings clock idNeil Armstrong2017-04-041-1/+1
| * | clk: meson-gxbb: Add MALI clock IDSNeil Armstrong2017-04-041-1/+8
| * | dt-bindings: clk: gxbb: expose i2s output clock gatesJerome Brunet2017-04-041-5/+5
| |/
* / clk: meson-gxbb: expose clock CLKID_RNG0Heiner Kallweit2017-03-161-1/+1
|/
* Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2017-03-042-6/+57
|\
| * clk: gxbb: fix CLKID_ETH defined twicejbrunet2017-01-271-1/+1
| * clk: gxbb: add the SAR ADC clocks and expose themMartin Blumenstingl2017-01-232-3/+54
| * clk: meson-gxbb: Export HDMI clocksNeil Armstrong2017-01-181-2/+2
* | clk: meson8b: fix clk81 register addressJerome Brunet2017-01-271-1/+0Star
|/
* Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2016-10-081-9/+9
|\
| * clk: gxbb: expose i2c clocksJerome Brunet2016-09-141-2/+2
| * clk: gxbb: expose USB clocksMartin Blumenstingl2016-09-141-5/+5
| * clk: gxbb: expose spifc clockJerome Brunet2016-09-141-1/+1
| * clk: gxbb: expose MPLL2 clock for use by DTMartin Blumenstingl2016-09-141-1/+1
* | clk: meson: fix CLKID_GCLK_VENCI_INT typoArnd Bergmann2016-09-141-1/+1
* | meson: clk: Use builtin_platform_driver to simplify the codeWei Yongjun2016-09-141-5/+1Star
* | Merge branch 'clk-meson-gxbb' into clk-nextMichael Turquette2016-09-036-119/+503
|\|
| * clk: meson-gxbb: Export PWM related clocks for DTNeil Armstrong2016-09-031-3/+3
| * meson: clk: Add support for clock gatesAlexander Müller2016-09-022-0/+254
| * gxbb: clk: Adjust MESON_GATE macro to be shared with meson8bAlexander Müller2016-09-022-85/+85
| * clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller2016-09-022-1/+107
| * meson: clk: Rename register names according to Amlogic datasheetAlexander Müller2016-09-022-19/+18Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-09-14 20:04:01 +0200