summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/rcar-gen3-cpg.h
Commit message (Expand)AuthorAgeFilesLines
*-. Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd2019-05-071-2/+2
|\ \
| | * clk: renesas: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-011-2/+2
| |/
* | clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2Simon Horman2019-04-021-1/+0Star
* | clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetSimon Horman2019-04-021-2/+2
* | clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorTakeshi Kihara2019-04-021-0/+4
|/
* clk: renesas: rcar-gen3: Add RPC clocksSergei Shtylyov2019-02-051-0/+4
* Merge branch 'clk-renesas' into clk-nextStephen Boyd2018-10-191-5/+23
|\
| * clk: renesas: r8a77970: Add SD0H/SD0 clocks for SDHISergei Shtylyov2018-09-031-0/+3
| * clk: renesas: rcar-gen3: Add support for mode pin clock selectionGeert Uytterhoeven2018-08-271-4/+9
| * clk: renesas: rcar-gen3: Add support for RCKSEL clock selectionGeert Uytterhoeven2018-08-271-1/+6
| * clk: renesas: rcar-gen3: Add support for OSC EXTAL predividerGeert Uytterhoeven2018-08-271-0/+4
* | clk: renesas: Convert to SPDX identifiersKuninori Morimoto2018-09-291-5/+2Star
|/
* clk: renesas: rcar-gen3: Add Z2 clock divider supportTakeshi Kihara2018-02-121-0/+1
* clk: renesas: rcar-gen3: Add Z clock divider supportTakeshi Kihara2018-02-121-0/+1
* clk: renesas: cpg-mssr: Add support to restore core clocks during resumeGeert Uytterhoeven2017-10-201-1/+2
* clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocksGeert Uytterhoeven2017-08-161-0/+7
* clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven2017-08-161-3/+5
* clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()Geert Uytterhoeven2017-03-211-1/+1
* clk: renesas: rcar-gen3-cpg: Remove obsolete rcar_gen3_read_mode_pins()Geert Uytterhoeven2016-11-021-1/+0Star
* clk: renesas: cpg-mssr: Extract common R-Car Gen3 support codeGeert Uytterhoeven2016-06-061-0/+43