summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: qoriq: Fix checkpatch type ALLOC_WITH_MULTIPLYEmil Medve2015-01-281-2/+2
* clk: qoriq: Fix checkpatch type PARENTHESIS_ALIGNMENTEmil Medve2015-01-281-4/+4
* clk: pxa: add pxa3xx clock driverRobert Jarzmik2015-01-282-0/+365
* clk: zynq: Force CPU_2X clock to be ungatedSoren Brinkmann2015-01-281-0/+1
* Merge tag 'sunxi-clocks-for-3.20' of https://git.kernel.org/pub/scm/linux/ker...Michael Turquette2015-01-288-143/+710
|\
| * sunxi: clk: Set sun6i-pll1 n_start = 1Hans de Goede2015-01-251-0/+1
| * clk: sunxi: rewrite sun9i_a80_get_pll4_factors()Hans de Goede2015-01-251-28/+29
| * clk: sunxi: Add driver for A80 MMC config clocks/resetsChen-Yu Tsai2015-01-202-0/+220
| * clk: sunxi: Add mod0 and mmc module clock support for A80Chen-Yu Tsai2015-01-191-0/+32
| * clk: sunxi: Add a common setup function for mmc module clocksChen-Yu Tsai2015-01-141-7/+19
| * clk: sunxi: Remove custom phase functionMaxime Ripard2015-01-141-37/+0Star
| * clk: sunxi: Rework MMC phase clocksMaxime Ripard2015-01-141-62/+69
| * clk: sunxi: Propagate rate changes to parent for mux clocksChen-Yu Tsai2015-01-061-1/+1
| * clk: sunxi: Make the mod0 clk driver also a platform driverHans de Goede2015-01-061-3/+40
| * clk: sunxi: Fix factor clocks usage for sun9i core clocksChen-Yu Tsai2014-12-211-6/+56
| * clk: sunxi: Give sunxi_factors_register a registers parameterHans de Goede2014-12-215-14/+51
| * clk: sunxi: unify sun6i AHB1 clock with proper PLL6 pre-dividerChen-Yu Tsai2014-12-211-0/+208
| * clk: sunxi: Remove ahb1_sdram from sun6i/sun8i protected clocks listChen-Yu Tsai2014-12-211-1/+0Star
* | Merge tag 'v3.20-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Michael Turquette2015-01-281-13/+35
|\ \
| * | clk: rockchip: add a dummy clock for the watchdog pclk on rk3288Heiko Stuebner2015-01-221-0/+8
| * | clk: rockchip: add PVTM clocks on rk3288huang lin2015-01-221-2/+2
| * | clk: rockchip: use the clock ID for usbphy480m_srcKever Yang2015-01-221-1/+1
| * | clk: rockchip: rk3288: Make s2r reliable by switching PLLs to slow modeDoug Anderson2014-12-311-0/+14
| * | clk: rockchip: Add CLK_SET_RATE_PARENT to sclk_uart clocksDoug Anderson2014-12-211-10/+10
| |/
* | clk: ti: Drop use of clk-private.hStephen Boyd2015-01-273-3/+3
* | clk: ux500: Drop use of clk-private.hStephen Boyd2015-01-272-2/+0Star
* | clk: Export phase functionsMaxime Ripard2015-01-271-0/+2
* | clk: qcom: Add MSM8960/APQ8064 LPASS clock controller (LCC) driverStephen Boyd2015-01-273-0/+595
* | clk: qcom: Add IPQ806X LPASS clock controller (LCC) driverRajendra Nayak2015-01-274-0/+495
* | clk: qcom: Add simple regmap based muxesStephen Boyd2015-01-273-0/+89
* | clk: qcom: Add support for regmap divider clocksJosh Cartwright2015-01-273-0/+100
* | clk: divider: Make generic for usage elsewhereStephen Boyd2015-01-271-84/+128
* | clk: Add __clk_mux_determine_rate_closestStephen Boyd2015-01-271-9/+38
* | clk: Fix debugfs clk removal before initedSrinivas Kandagatla2015-01-271-4/+0Star
* | Merge branch 'clk-shmobile-for-3.20' of git://git.kernel.org/pub/scm/linux/ke...Michael Turquette2015-01-274-4/+342
|\ \
| * | clk: shmobile: Add R-Car Gen2 ADSP clock supportSergei Shtylyov2015-01-081-0/+48
| * | clk: shmobile: Add R-Car Gen2 RCAN clock supportSergei Shtylyov2015-01-081-0/+40
| * | clk: shmobile: r8a73a4 common clock framework implementationUlrich Hecht2015-01-082-0/+242
| * | clk: shmobile: Add r8a7793 supportHisashi Nakamura2015-01-081-0/+1
| * | clk: shmobile: div6: Avoid changing divisor in .disable()Geert Uytterhoeven2015-01-081-4/+11
| |/
* | Merge branch 'clk-has-parent' into clk-nextMichael Turquette2015-01-251-0/+30
|\ \
| * | clk: Introduce clk_has_parent()Thierry Reding2015-01-251-0/+30
| |/
* | ARM: clk: add clk-asm9260 driverOleksij Rempel2015-01-202-0/+349
* | clk: st: STiH410: Fix pdiv and fdiv divisor when setting ratePeter Griffin2015-01-201-4/+15
* | clk: ppc-corenet: rename driver to clk-qoriqTang Yuantian2015-01-203-9/+9
* | clock: redefine variable clocks_per_pll as a struct memberTang Yuantian2015-01-201-7/+15
* | Merge tag 'for-v3.20-exynos7-clk' of git://linuxtv.org/snawrocki/samsung into...Michael Turquette2015-01-201-2/+406
|\ \
| * | clk: samsung: exynos7: add clocks for audio blockPadmavathi Venna2015-01-151-2/+141
| * | clk: samsung: exynos7: add clocks for SPI blockPadmavathi Venna2015-01-151-0/+73
| * | clk: samsung: exynos7: add gate clock for DMA blockPadmavathi Venna2015-01-151-0/+4
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-03 09:32:17 +0200