| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2019-07-17 | 113 | -3040/+6985 |
|\ |
|
| *-----. | Merge branches 'clk-bcm63xx', 'clk-silabs', 'clk-lochnagar' and 'clk-rockchip... | Stephen Boyd | 2019-07-12 | 16 | -175/+1810 |
| |\ \ \ \ |
|
| | | | | * | clk: rockchip: export HDMIPHY clock on rk3228 | Heiko Stuebner | 2019-06-27 | 1 | -1/+1 |
| | | | | * | clk: rockchip: add watchdog pclk on rk3328 | Heiko Stuebner | 2019-06-27 | 1 | -0/+3 |
| | | | | * | clk: rockchip: convert pclk_wdt boilerplat to new SGRF_GATE macro | Heiko Stuebner | 2019-06-15 | 4 | -36/+12 |
| | | | | * | clk: rockchip: add a type from SGRF-controlled gate clocks | Heiko Stuebner | 2019-06-14 | 1 | -0/+4 |
| | | | | * | clk: rockchip: Remove 48 MHz PLL rate from rk3288 | Douglas Anderson | 2019-06-06 | 1 | -1/+0 |
| | | | | * | clk: rockchip: add 1.464GHz cpu-clock rate to rk3228 | Justin Swartz | 2019-05-20 | 1 | -0/+1 |
| | | | | * | clk: rockchip: Slightly more accurate math in rockchip_mmc_get_phase() | Douglas Anderson | 2019-05-20 | 1 | -3/+3 |
| | | | | * | clk: rockchip: Don't yell about bad mmc phases when getting | Douglas Anderson | 2019-05-20 | 1 | -3/+1 |
| | | | | * | clk: rockchip: Use clk_hw_get_rate() in MMC phase calculation | Douglas Anderson | 2019-05-20 | 1 | -2/+2 |
| | | | * | | clk: lochnagar: Use new parent_data approach to register clock parents | Charles Keepax | 2019-06-26 | 1 | -119/+86 |
| | | | |/ |
|
| | | * | | clk: Add Si5341/Si5340 driver | Mike Looijmans | 2019-06-27 | 3 | -0/+1358 |
| | | * | | clk: clk-si544: Implement small frequency change support | Mike Looijmans | 2019-06-27 | 1 | -10/+92 |
| | | |/ |
|
| | * / | clk: add BCM63XX gated clock controller driver | Jonas Gorski | 2019-06-27 | 3 | -0/+247 |
| | |/ |
|
| | | | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| | \ | |
| *-------. \ | Merge branches 'clk-rpi-cpufreq', 'clk-tegra', 'clk-simplify-provider.h', 'cl... | Stephen Boyd | 2019-07-12 | 16 | -106/+571 |
| |\ \ \ \ \ \ |
|
| | | | | | * | | clk: at91: sckc: use dedicated functions to unregister clock | Claudiu Beznea | 2019-06-27 | 1 | -2/+2 |
| | | | | | * | | clk: at91: sckc: improve error path for sama5d4 sck registration | Claudiu Beznea | 2019-06-27 | 1 | -15/+28 |
| | | | | | * | | clk: at91: sckc: remove unnecessary line | Claudiu Beznea | 2019-06-27 | 1 | -1/+0 |
| | | | | | * | | clk: at91: sckc: improve error path for sam9x5 sck register | Claudiu Beznea | 2019-06-27 | 1 | -18/+32 |
| | | | | | * | | clk: at91: sckc: add support to free slow clock osclillator | Claudiu Beznea | 2019-06-27 | 1 | -0/+8 |
| | | | | | * | | clk: at91: sckc: add support to free slow rc oscillator | Claudiu Beznea | 2019-06-27 | 1 | -0/+8 |
| | | | | | * | | clk: at91: sckc: add support to free slow oscillator | Claudiu Beznea | 2019-06-27 | 1 | -0/+8 |
| | | | | | * | | clk: at91: sckc: add support for SAM9X60 | Claudiu Beznea | 2019-06-26 | 1 | -0/+74 |
| | | | | | * | | clk: at91: sckc: add support to specify registers bit offsets | Claudiu Beznea | 2019-06-26 | 1 | -32/+61 |
| | | | | | * | | clk: at91: sckc: sama5d4 has no bypass support | Claudiu Beznea | 2019-06-26 | 1 | -6/+0 |
| | | | | | |/ |
|
| | | | | * | | clk: sprd: Add check for return value of sprd_clk_regmap_init() | Chunyan Zhang | 2019-06-28 | 1 | -1/+4 |
| | | | | * | | clk: sprd: Check error only for devm_regmap_init_mmio() | Chunyan Zhang | 2019-06-26 | 1 | -1/+1 |
| | | | | * | | clk: sprd: Switch from of_iomap() to devm_ioremap_resource() | Chunyan Zhang | 2019-06-26 | 1 | -1/+6 |
| | | | | |/ |
|
| | | | * | | clk: consoldiate the __clk_get_hw() declarations | Stephen Rothwell | 2019-07-12 | 7 | -4/+6 |
| | | | * | | clk: Unexport __clk_of_table | Stephen Boyd | 2019-05-24 | 1 | -0/+1 |
| | | | |/ |
|
| | | * | | clk: tegra: Do not enable PLL_RE_VCO on Tegra210 | Thierry Reding | 2019-06-26 | 1 | -1/+0 |
| | | * | | clk: tegra: Warn if an enabled PLL is in IDDQ | Thierry Reding | 2019-06-26 | 1 | -1/+5 |
| | | * | | clk: tegra: Do not warn unnecessarily | Thierry Reding | 2019-06-26 | 1 | -2/+3 |
| | | * | | clk: tegra210: fix PLLU and PLLU_OUT1 | JC Kuo | 2019-06-26 | 1 | -4/+4 |
| | | |/ |
|
| | * | | clk: raspberrypi: register platform device for raspberrypi-cpufreq | Nicolas Saenz Julienne | 2019-06-26 | 1 | -0/+15 |
| | * | | clk: bcm283x: add driver interfacing with Raspberry Pi's firmware | Nicolas Saenz Julienne | 2019-06-26 | 3 | -0/+308 |
| | * | | clk: bcm2835: remove pllb | Nicolas Saenz Julienne | 2019-06-26 | 1 | -24/+4 |
| | | | | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| *-----. \ \ | Merge branches 'clk-debugfs', 'clk-unused', 'clk-refactor' and 'clk-qoriq' in... | Stephen Boyd | 2019-07-12 | 9 | -194/+30 |
| |\ \ \ \ \ \ |
|
| | | | | * | | | clk: qoriq: add support for lx2160a | Vabhav Sharma | 2019-06-26 | 1 | -0/+12 |
| | | | | | |/
| | | | | |/| |
|
| | | | * | | | clk: clk-cdce706: simplify getting the adapter of a client | Wolfram Sang | 2019-06-26 | 1 | -1/+1 |
| | | | * | | | clk: Simplify clk_core_can_round() | Geert Uytterhoeven | 2019-06-25 | 1 | -4/+1 |
| | | | |/ / |
|
| | | * | | | clk: qcom: Fix -Wunused-const-variable | Nathan Huckleberry | 2019-06-26 | 1 | -36/+0 |
| | | * | | | clk: mmp: frac: Remove set but not used variable 'prev_rate' | YueHaibing | 2019-06-07 | 1 | -2/+1 |
| | | * | | | clk: ti: Remove unused functions | YueHaibing | 2019-06-07 | 3 | -146/+0 |
| | | * | | | clk: mediatek: mt8516: Remove unused variable | Philippe Mazenauer | 2019-06-07 | 1 | -5/+0 |
| | | |/ / |
|
| | * / / | clk: Add clk_parent entry in debugfs | Leonard Crestez | 2019-06-25 | 1 | -0/+15 |
| | |/ / |
|
| | | | | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| | \ \ | |
| *-----. \ \ | Merge branches 'clk-bulk-optional', 'clk-kirkwood', 'clk-socfpga' and 'clk-do... | Stephen Boyd | 2019-07-12 | 5 | -11/+65 |
| |\ \ \ \ \ \ |
|
| | | | | * | | | clk: Grammar missing "and", Spelling s/statisfied/satisfied/ | Geert Uytterhoeven | 2019-06-25 | 1 | -2/+2 |
| | | | | |/ / |
|
| | | | * | | | clk: socfpga: stratix10: fix divider entry for the emac clocks | Dinh Nguyen | 2019-06-25 | 1 | -2/+2 |