| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | drm/i915/audio: set minimum CD clock to twice the BCLK | Abhay Kumar | 2018-04-23 | 1 | -2/+14 |
| * | Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/jik... | Linus Torvalds | 2018-04-05 | 1 | -2/+2 |
| |\ |
|
| | * | treewide: Fix typos in printk | Masanari Iida | 2018-03-27 | 1 | -2/+2 |
| | * | drm/i915/vlv: Add cdclk workaround for DSI | Hans de Goede | 2018-02-14 | 1 | -0/+8 |
| | * | drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changing | Imre Deak | 2018-02-06 | 1 | -5/+17 |
| | * | BackMerge tag 'v4.15-rc8' into drm-next | Dave Airlie | 2018-01-18 | 1 | -9/+26 |
| | |\ |
|
| | | * | drm/i915: Apply Display WA #1183 on skl, kbl, and cfl | Lucas De Marchi | 2018-01-04 | 1 | -9/+26 |
| * | | | drm/i915/icl: add the main CDCLK functions | Paulo Zanoni | 2018-02-13 | 1 | -2/+235 |
| * | | | drm/i915: Use INTEL_GEN everywhere | Tvrtko Ursulin | 2018-02-09 | 1 | -1/+1 |
| * | | | drm/i915/bxt, glk: Avoid long atomic poll during CDCLK change | Imre Deak | 2018-02-01 | 1 | -2/+2 |
| * | | | drm/i915/bxt, glk: Increase PCODE timeouts during CDCLK freq changing | Imre Deak | 2018-02-01 | 1 | -5/+17 |
| * | | | drm/i915/icp: Get/set proper Raw clock frequency on ICP | Anusha Srivatsa | 2018-01-19 | 1 | -2/+27 |
| * | | | drm/i915: Add tracking for CDCLK bypass frequency | Imre Deak | 2018-01-18 | 1 | -17/+18 |
| * | | | drm/i915/vlv: Add cdclk workaround for DSI | Hans de Goede | 2017-12-23 | 1 | -0/+8 |
| * | | | drm/i915: Apply Display WA #1183 on skl, kbl, and cfl | Lucas De Marchi | 2017-12-22 | 1 | -9/+26 |
| |/ / |
|
| * | | drm/i915: Make ips_enabled a property depending on whether IPS is enabled, v3. | Maarten Lankhorst | 2017-11-30 | 1 | -1/+1 |
| * | | drm/i915/cnl: Allow 2 pixel per clock on Cannonlake. | Rodrigo Vivi | 2017-10-25 | 1 | -12/+2 |
| * | | drm/i915: Perform a central cdclk state sanity check | Ville Syrjälä | 2017-10-25 | 1 | -11/+19 |
| * | | drm/i915: Sanity check cdclk in vlv_set_cdclk() | Ville Syrjälä | 2017-10-25 | 1 | -0/+12 |
| * | | drm/i915: Adjust system agent voltage on CNL if required by DDI ports | Ville Syrjälä | 2017-10-25 | 1 | -1/+45 |
| * | | drm/i915: Use cdclk_state->voltage on CNL | Ville Syrjälä | 2017-10-25 | 1 | -16/+31 |
| * | | drm/i915: Use cdclk_state->voltage on BXT/GLK | Ville Syrjälä | 2017-10-25 | 1 | -2/+21 |
| * | | drm/i915: Use cdclk_state->voltage on SKL/KBL/CFL | Ville Syrjälä | 2017-10-25 | 1 | -7/+36 |
| * | | drm/i915: Use cdclk_state->voltage on BDW | Ville Syrjälä | 2017-10-25 | 1 | -6/+29 |
| * | | drm/i915: Use cdclk_state->voltage on VLV/CHV | Ville Syrjälä | 2017-10-25 | 1 | -16/+38 |
| * | | drm/i915: Start tracking voltage level in the cdclk state | Ville Syrjälä | 2017-10-25 | 1 | -7/+24 |
| * | | drm/i915: Clean up some cdclk switch statements | Ville Syrjälä | 2017-10-25 | 1 | -34/+34 |
| |/ |
|
| * | drm/i915: Move rps.hw_lock to dev_priv and s/hw_lock/pcu_lock | Sagar Arun Kamble | 2017-10-11 | 1 | -20/+20 |
| * | drm/i915: Increase poll time for BDW FCLK_DONE | Marta Lofstedt | 2017-09-12 | 1 | -1/+5 |
| * | drm/i915: Consolidate max_cdclk_freq check in intel_crtc_compute_min_cdclk() | Ville Syrjälä | 2017-08-31 | 1 | -52/+44 |
| * | drm/i915: Track minimum acceptable cdclk instead of "minimum dotclock" | Ville Syrjälä | 2017-08-31 | 1 | -98/+104 |
| * | drm/i915: reintroduce VLV/CHV PFI programming power domain workaround | Gabriel Krisman Bertazi | 2017-06-29 | 1 | -0/+20 |
| * | drm/i915/cnl: Allow dynamic cdclk changes on CNL | Rodrigo Vivi | 2017-06-12 | 1 | -4/+56 |
| * | drm/i915/cnl: Implement CNL display init/unit sequence | Ville Syrjälä | 2017-06-12 | 1 | -1/+107 |
| * | drm/i915/cnl: Implement .set_cdclk() for CNL | Ville Syrjälä | 2017-06-12 | 1 | -0/+106 |
| * | drm/i915/cnl: Implement .get_display_clock_speed() for CNL | Ville Syrjälä | 2017-06-12 | 1 | -1/+55 |
| * | drm/i915/cnp: Get/set proper Raw clock frequency on CNP. | Rodrigo Vivi | 2017-06-02 | 1 | -1/+28 |
| * | drm/i915: Fix rawclk readout for g4x | Ville Syrjälä | 2017-05-05 | 1 | -4/+2 |
| * | drm/i915/glk: limit pixel clock to 99% of cdclk workaround | Madhav Chauhan | 2017-04-06 | 1 | -3/+13 |
| * | drm/i915: Implement cdclk restrictions based on Azalia BCLK | Pandiyan, Dhinakaran | 2017-03-22 | 1 | -0/+12 |
| * | drm/i915/glk: Apply cdclk workaround for DP audio | Pandiyan, Dhinakaran | 2017-03-22 | 1 | -6/+11 |
| * | drm/i915: Use new atomic iterator macros in cdclk | Maarten Lankhorst | 2017-03-13 | 1 | -1/+1 |
| * | drm/i915: remove potentially confusing IS_G4X checks | Paulo Zanoni | 2017-03-07 | 1 | -2/+2 |
| * | drm/i915: Replace the .modeset_commit_cdclk() hook with a more direct .set_cd... | Ville Syrjälä | 2017-02-08 | 1 | -46/+33 |
| * | drm/i915: Nuke the VLV/CHV PFI programming power domain workaround | Ville Syrjälä | 2017-02-08 | 1 | -14/+0 |
| * | drm/i915: Move PFI credit reprogramming into vlv/chv_set_cdclk() | Ville Syrjälä | 2017-02-08 | 1 | -1/+4 |
| * | drm/i915: Pass the cdclk state to the set_cdclk() functions | Ville Syrjälä | 2017-02-08 | 1 | -30/+48 |
| * | drm/i915: Pass dev_priv to remainder of the cdclk functions | Ville Syrjälä | 2017-02-08 | 1 | -15/+10 |
| * | drm/i915: Track full cdclk state for the logical and actual cdclk frequencies | Ville Syrjälä | 2017-02-08 | 1 | -45/+78 |
| * | drm/i915: Start moving the cdclk stuff into a distinct state structure | Ville Syrjälä | 2017-02-08 | 1 | -156/+226 |
