summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_runtime_pm.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: pdev cleanupDavid Weinehall2016-08-221-14/+16
* drm/i915: consistent struct device namingDavid Weinehall2016-08-221-19/+18Star
* drm/i915: Silence GCC warning for cmn_a_wellChris Wilson2016-08-161-2/+2
* drm/i915: Apply the PPS register unlock workaround more consistentlyImre Deak2016-08-101-0/+4
* drm/i915: Enable polling when we don't have hpdLyude2016-07-141-0/+2
* drm/i915/vlv: Reset the ADPA in vlv_display_power_well_init()Lyude2016-07-141-0/+7
* drm/i915: Convert dev_priv->dev backpointers to dev_priv->drmChris Wilson2016-07-051-13/+13
* drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson2016-06-301-1/+5
* drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson2016-06-301-5/+8
* drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson2016-06-301-4/+10
* drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson2016-06-301-2/+5
* drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson2016-06-301-2/+5
* drm/i915/bxt: Fix PPS lost state after suspend breaking eDP link trainingImre Deak2016-06-221-1/+2
* drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixesImre Deak2016-06-131-2/+2
* drm/i915/bxt: Move DDI PHY enabling/disabling to the power well codeImre Deak2016-06-131-7/+99
* drm/i915: Factor out intel_power_well_get/putImre Deak2016-06-131-12/+21
* drm/i915: Fix a buch of kerneldoc warningsTvrtko Ursulin2016-06-061-0/+1
* drm/i915: Assert the dbuf is enabled when disabling DC5/6Ville Syrjälä2016-05-231-0/+11
* drm/i915: Replace bxt_verify_cdclk_state() with a more generic cdclk checkVille Syrjälä2016-05-231-4/+4
* drm/i915: Move SKL+ DBUF enable/disable to display core init/uninitVille Syrjälä2016-05-231-0/+32
* drm/i915: Unify SKL cdclk init pathsVille Syrjälä2016-05-231-4/+1Star
* drm/i915: Update RAWCLK_FREQ register on VLV/CHVVille Syrjälä2016-04-271-0/+5
* drm/i915/bxt: Enable DC5 during runtime resumeImre Deak2016-04-221-1/+1
* drm/i915/bxt: Sanitize DC state tracking during system resumeImre Deak2016-04-221-3/+22
* drm/i915/kbl: Don't WARN for expected secondary MISC IO power well requestImre Deak2016-04-211-1/+2
* drm/i915: Define HSW/BDW display power domains the right way upVille Syrjälä2016-04-191-19/+26
* drm/i915: Define VLV/CHV display power well domains properlyVille Syrjälä2016-04-191-2/+40
* drm/i915: Set .domains=POWER_DOMAIN_MASK for the always-on wellVille Syrjälä2016-04-191-16/+6Star
* drm/i915/gen9: Fix runtime PM refcounting in case DMC firmware isn't loadedImre Deak2016-04-191-0/+3
* drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMRImre Deak2016-04-181-1/+1
* Revert "drm/i915/bxt: Disable power well support"Imre Deak2016-04-151-5/+0Star
* drm/i915/bxt: Add HW state verification for DDI PHY and CDCLKImre Deak2016-04-151-0/+8
* drm/i915/bxt: Don't toggle power well 1 on-demandImre Deak2016-04-151-14/+61
* drm/i915/skl: Unexport skl_pw1_misc_io_initImre Deak2016-04-151-31/+18Star
* drm/i915/gen9: Fix DMC/DC state assertsImre Deak2016-04-151-21/+11Star
* drm/i915/gen9: Make power well disabling synchronousImre Deak2016-04-151-4/+5
* drm/i915/gen9: Reset secondary power well requests left on by DMC/KVMRImre Deak2016-04-151-0/+41
* drm/i915: Move vlv_init_display_clock_gating() to the display power wellVille Syrjälä2016-04-121-0/+13
* drm/i915: Do not use {HAS_*, IS_*, INTEL_INFO}(dev_priv->dev)Joonas Lahtinen2016-04-071-6/+6
* drm/i915/bxt: add dsi transcodersJani Nikula2016-03-211-0/+6
* drm/i915/bxt: add missing DSI power domain to power well 1Jani Nikula2016-03-091-0/+1
* drm/i915/gen9: Fix DMC firmware initializationImre Deak2016-03-071-20/+2Star
* drm/i915/gen9: Remove state asserts when disabling DC statesImre Deak2016-03-011-40/+1Star
* drm/i915/gen9: Disable DC states if power well support is disabledImre Deak2016-03-011-0/+3
* drm/i915/gen9: Sanitize handling of allowed DC statesImre Deak2016-03-011-21/+57
* drm/i915/skl: Fix power domain suspend sequenceImre Deak2016-03-011-3/+3
* drm/i915: Balance assert_rpm_wakelock_held() for !IS_ENABLED(CONFIG_PM)Chris Wilson2016-02-261-14/+12Star
* drm/i915: Make sure pipe interrupts are processed before turning off power we...Ville Syrjälä2016-02-221-0/+19
* drm/i915: synchronize_irq() before turning off disp2d power well on VLV/CHVVille Syrjälä2016-02-221-0/+3
* drm/i915/gen9: Write dc state debugmask bits only onceMika Kuoppala2016-02-221-5/+2Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-11 21:20:14 +0200