summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/adreno
Commit message (Expand)AuthorAgeFilesLines
* drm/msm: gpu: don't abuse dma_alloc for non-DMA allocationsArnd Bergmann2017-08-022-51/+23Star
* drm/msm: gpu: call qcom_mdt interfaces only for ARCH_QCOMArnd Bergmann2017-08-021-8/+3Star
* drm/msm/adreno: Prevent unclocked access when retrieving timestampsArchit Taneja2017-08-021-2/+9
* drm/msm: Turn off hardware clock gating before reading A5XX registersJordan Crouse2017-08-021-0/+7
* drm/msm: Allow hardware clock gating to be toggledJordan Crouse2017-08-022-33/+10Star
* drm/msm: Remove some potentially blocked register rangesJordan Crouse2017-08-021-25/+24Star
* drm/msm: Separate locking of buffer resources from struct_mutexSushmita Susheelendra2017-06-173-11/+9Star
* drm/msm: update generated headersRob Clark2017-06-166-233/+1912
* drm/msm: pass address-space to _get_iova() and friendsRob Clark2017-06-163-9/+10
* drm/msm: fix locking inconsistency for gpu->hw_init()Rob Clark2017-06-164-16/+12Star
* drm/msm: Remove memptrs->wptrJordan Crouse2017-06-162-4/+0Star
* drm/msm: Add a struct to pass configuration to msm_gpu_init()Jordan Crouse2017-06-161-2/+10
* drm/msm: Remove idle function hookJordan Crouse2017-06-165-10/+10
* drm/msm: gpu: Enable zap shader for A5XXJordan Crouse2017-06-164-2/+182
* drm/msm: gpu: Use OPP tables if we canJordan Crouse2017-04-081-19/+66
* drm/msm: Hard code the GPU "slow frequency"Jordan Crouse2017-04-083-8/+4Star
* drm/msm: Add MSM_PARAM_GMEM_BASEJordan Crouse2017-04-081-0/+3
* drm/msm: Reference count address spacesJordan Crouse2017-04-081-1/+1
* drm/msm: Make sure to detach the MMU during GPU cleanupJordan Crouse2017-04-081-10/+19
* drm/msm: Pass interrupt status to a5xx_rbbm_err_irq()Jordan Crouse2017-04-081-5/+13
* drm/msm: Fix wrong pointer check in a5xx_destroyJordan Crouse2017-04-081-2/+2
* drm/msm: adreno: fix build error without debugfsArnd Bergmann2017-04-081-0/+2
* drm/msm/adreno: reset ringbuffer in hw_initRob Clark2017-04-081-10/+8Star
* drm/msm/gpu: use pm-runtimeRob Clark2017-04-082-13/+34
* drm/msm/gpu: move suspend/resume into debugfs->showRob Clark2017-04-084-14/+0Star
* drm/msm: let gpu wire up it's own fault handlerRob Clark2017-02-061-0/+17
* drm/msm: drop quirks bindingRob Clark2017-02-064-20/+7Star
* drm/msm: drop qcom,chipidRob Clark2017-02-061-1/+39
* drm/msm: remove qcom,gpu-pwrlevels bindingsRob Clark2017-02-061-2/+4
* drm/msm: fix potential null ptr issue in non-iommu caseRob Clark2017-01-131-3/+2Star
* drm/msm: Ensure that the hardware write pointer is validJordan Crouse2016-12-291-1/+8
* drm/msm: gpu: Add support for the GPMUJordan Crouse2016-11-285-3/+430
* drm/msm: gpu: Add A5XX target supportJordan Crouse2016-11-285-5/+933
* drm/msm: Disable interrupts during initJordan Crouse2016-11-282-0/+7
* drm/msm: gpu: Add OUT_TYPE4 and OUT_TYPE7Jordan Crouse2016-11-281-0/+30
* drm/msm: Add adreno_gpu_write64()Jordan Crouse2016-11-284-5/+34
* drm/msm: gpu Add new gpu register read/write functionsJordan Crouse2016-11-281-10/+2Star
* drm/msm: gpu: Return error on hw_init failureJordan Crouse2016-11-284-25/+29
* drm/msm: gpu: Cut down the list of "generic" registers to the ones we useJordan Crouse2016-11-283-215/+0Star
* drm/msm: update generated headersRob Clark2016-11-286-96/+4158
* drm/msm/adreno: move scratch register dumping to per-gen codeRob Clark2016-11-283-6/+14
* drm/msm: convert iova to 64bRob Clark2016-11-281-1/+1
* drm/msm: support multiple address spacesRob Clark2016-11-273-3/+3
* drm/msm/adreno: move function declarations to header fileBaoyou Xie2016-10-242-3/+3
* drm/msm: deal with arbitrary # of cmd buffersRob Clark2016-07-161-9/+2Star
* drm/msm: change gem->vmap() to get/putRob Clark2016-07-161-1/+5
* drm/msm: deal with exhausted vmap space betterRob Clark2016-06-041-1/+1
* drm/msm: drop return from gpu->submit()Rob Clark2016-05-082-4/+2Star
* drm/msm: fix ->last_fence() after recoverRob Clark2016-05-081-2/+2
* drm/msm: 'struct fence' conversionRob Clark2016-05-081-2/+2
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-21 16:17:16 +0200