summaryrefslogtreecommitdiffstats
path: root/drivers/mtd/spi-nor/intel-spi.c
Commit message (Expand)AuthorAgeFilesLines
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner2019-06-191-4/+1Star
* mtd: spi-nor: intel-spi: Avoid crossing 4K address boundary on read/writeAlexander Sverdlin2019-04-011-0/+8
* mtd: spi-nor: intel-spi: use mtd_device_register()Rafał Miłecki2018-08-011-1/+1
* mtd: spi-nor: intel: provide a range for poll_timoutNicholas Mc Guire2018-05-181-2/+2
* mtd: spi-nor: intel-spi: Fix atomic sequence handlingMika Westerberg2018-05-181-9/+67
* spi-nor: intel-spi: Remove unused preopcodes fieldMika Westerberg2018-01-071-6/+0Star
* spi-nor: intel-spi: Fall back to use SW sequencer to eraseBin Meng2017-10-111-1/+49
* spi-nor: intel-spi: Rename swseq to swseq_reg in 'struct intel_spi'Bin Meng2017-10-111-8/+8
* spi-nor: intel-spi: Remove the unnecessary HSFSTS register RWBin Meng2017-10-111-3/+2Star
* spi-nor: intel-spi: Don't assume OPMENU0/1 to be programmed by BIOSBin Meng2017-10-111-26/+65
* spi-nor: intel-spi: Remove 'Atomic Cycle Sequence' in intel_spi_write()Bin Meng2017-10-111-5/+0Star
* spi-nor: intel-spi: Use SW sequencer for BYT/LPTBin Meng2017-10-111-15/+15
* spi-nor: intel-spi: Check transfer length in the HW/SW cycleBin Meng2017-10-111-2/+10
* spi-nor: intel-spi: Fix broken software sequencing codesBin Meng2017-10-111-2/+2
* spi-nor: intel-spi: Remove useless 'buf' parameter in the HW/SW cycleBin Meng2017-10-111-8/+6Star
* spi-nor: intel-spi: Fix number of protected range registers for BYT/LPTBin Meng2017-10-111-5/+11
* mtd: spi-nor: introduce SPI 1-2-2 and SPI 1-4-4 protocolsCyrille Pitchen2017-05-151-1/+6
* mtd: spi-nor: intel: use ERR_CAST in return statementNicholas Mc Guire2017-03-071-1/+1
* mtd: spi-nor: intel: use true/false for booleanNicholas Mc Guire2017-03-071-1/+1
* spi-nor: Add support for Intel SPI serial flash controllerMika Westerberg2017-01-031-0/+777
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-16 03:38:17 +0200