Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: aspeed: Fix SDCLK name | Lei YU | 2018-07-06 | 1 | -1/+1 |
*-. | Merge branches 'clk-imx6sx', 'clk-imx7d-enet' and 'clk-aspeed-24' into clk-next | Stephen Boyd | 2018-06-04 | 1 | -0/+1 |
|\ \ | |||||
| | * | clk: aspeed: Add 24MHz fixed clock | Lei YU | 2018-06-01 | 1 | -0/+1 |
| |/ | |||||
* | | clk:aspeed: Fix reset bits for PCI/VGA and PECI | Jae Hyun Yoo | 2018-05-16 | 1 | -1/+1 |
* | | clk: aspeed: Support second reset register | Joel Stanley | 2018-05-15 | 1 | -0/+1 |
|/ | |||||
* | dt-bindings: clock: Add ASPEED constants | Joel Stanley | 2017-12-21 | 1 | -0/+52 |