blob: bec6c014135cc4a4711a134c12077ae318d8348f (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_MMU_REGS_H_
#define ASIC_REG_MMU_REGS_H_
/*
*****************************************
* MMU (Prototype: MMU)
*****************************************
*/
#define mmMMU_INPUT_FIFO_THRESHOLD 0x480000
#define mmMMU_MMU_ENABLE 0x48000C
#define mmMMU_FORCE_ORDERING 0x480010
#define mmMMU_FEATURE_ENABLE 0x480014
#define mmMMU_VA_ORDERING_MASK_31_7 0x480018
#define mmMMU_VA_ORDERING_MASK_49_32 0x48001C
#define mmMMU_LOG2_DDR_SIZE 0x480020
#define mmMMU_SCRAMBLER 0x480024
#define mmMMU_MEM_INIT_BUSY 0x480028
#define mmMMU_SPI_MASK 0x48002C
#define mmMMU_SPI_CAUSE 0x480030
#define mmMMU_PAGE_ERROR_CAPTURE 0x480034
#define mmMMU_PAGE_ERROR_CAPTURE_VA 0x480038
#define mmMMU_ACCESS_ERROR_CAPTURE 0x48003C
#define mmMMU_ACCESS_ERROR_CAPTURE_VA 0x480040
#endif /* ASIC_REG_MMU_REGS_H_ */
|