diff options
| author | Richard Henderson | 2020-02-14 20:46:43 +0100 |
|---|---|---|
| committer | Peter Maydell | 2020-02-21 17:07:00 +0100 |
| commit | 528dc354b6f3aa82d65141cc60bc0e725e6cae98 (patch) | |
| tree | 88291af86625306a9ecca6ff6a5b3ac693222c01 /linux-user | |
| parent | target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRN (diff) | |
| download | qemu-528dc354b6f3aa82d65141cc60bc0e725e6cae98.tar.gz qemu-528dc354b6f3aa82d65141cc60bc0e725e6cae98.tar.xz qemu-528dc354b6f3aa82d65141cc60bc0e725e6cae98.zip | |
target/arm: Flush high bits of sve register after AdvSIMD INS
Writes to AdvSIMD registers flush the bits above 128.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200214194643.23317-5-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'linux-user')
0 files changed, 0 insertions, 0 deletions