diff options
| author | Peter Maydell | 2017-01-20 12:15:09 +0100 |
|---|---|---|
| committer | Peter Maydell | 2017-01-20 12:15:09 +0100 |
| commit | aa1b3111b3f3c53b9290ecade02f31acfc579c16 (patch) | |
| tree | 00185b041c22c9e3b6f652e9d0f97c61f1c3b231 /target/arm/cpu.h | |
| parent | hw/intc/arm_gic: Add external IRQ lines for VIRQ and VFIQ (diff) | |
| download | qemu-aa1b3111b3f3c53b9290ecade02f31acfc579c16.tar.gz qemu-aa1b3111b3f3c53b9290ecade02f31acfc579c16.tar.xz qemu-aa1b3111b3f3c53b9290ecade02f31acfc579c16.zip | |
target-arm: Expose output GPIO line for VCPU maintenance interrupt
The GICv3 support for virtualization includes an outbound
maintenance interrupt signal which is asserted when the
CPU interface wants to signal to the hypervisor that it
needs attention. Expose this as an outbound GPIO line from
the CPU object which can be wired up as a physical interrupt
line by the board code (as we do already for the CPU timers).
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
Message-id: 1483977924-14522-4-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'target/arm/cpu.h')
| -rw-r--r-- | target/arm/cpu.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 7bd16eec18..fa09498939 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -558,6 +558,8 @@ struct ARMCPU { QEMUTimer *gt_timer[NUM_GTIMERS]; /* GPIO outputs for generic timer */ qemu_irq gt_timer_outputs[NUM_GTIMERS]; + /* GPIO output for GICv3 maintenance interrupt signal */ + qemu_irq gicv3_maintenance_interrupt; /* MemoryRegion to use for secure physical accesses */ MemoryRegion *secure_memory; |