diff options
author | Peter Maydell | 2021-06-17 14:16:12 +0200 |
---|---|---|
committer | Peter Maydell | 2021-06-24 15:58:47 +0200 |
commit | 66c0576754b100606e041fef54e5b897417426c7 (patch) | |
tree | 026dfb6a8e916da06b9e1a190f9b113c58470991 /target/arm/translate-mve.c | |
parent | target/arm: Implement MVE VQADD and VQSUB (diff) | |
download | qemu-66c0576754b100606e041fef54e5b897417426c7.tar.gz qemu-66c0576754b100606e041fef54e5b897417426c7.tar.xz qemu-66c0576754b100606e041fef54e5b897417426c7.zip |
target/arm: Implement MVE VQDMULH and VQRDMULH (scalar)
Implement the MVE VQDMULH and VQRDMULH scalar insns, which multiply
elements by the scalar, double, possibly round, take the high half
and saturate.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210617121628.20116-29-peter.maydell@linaro.org
Diffstat (limited to 'target/arm/translate-mve.c')
-rw-r--r-- | target/arm/translate-mve.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/target/arm/translate-mve.c b/target/arm/translate-mve.c index 27c69d9c7d..84a7320cf8 100644 --- a/target/arm/translate-mve.c +++ b/target/arm/translate-mve.c @@ -450,6 +450,8 @@ DO_2OP_SCALAR(VQADD_S_scalar, vqadds_scalar) DO_2OP_SCALAR(VQADD_U_scalar, vqaddu_scalar) DO_2OP_SCALAR(VQSUB_S_scalar, vqsubs_scalar) DO_2OP_SCALAR(VQSUB_U_scalar, vqsubu_scalar) +DO_2OP_SCALAR(VQDMULH_scalar, vqdmulh_scalar) +DO_2OP_SCALAR(VQRDMULH_scalar, vqrdmulh_scalar) DO_2OP_SCALAR(VBRSR, vbrsr) static bool do_long_dual_acc(DisasContext *s, arg_vmlaldav *a, |