summaryrefslogtreecommitdiffstats
path: root/target/microblaze
diff options
context:
space:
mode:
authorEdgar E. Iglesias2018-05-08 17:34:21 +0200
committerEdgar E. Iglesias2018-05-29 09:35:14 +0200
commit9e6e1828b62094a9f44f01de3da5e9c5109d54b0 (patch)
tree06d3cd2f02aad49ef9f7817ab60035b9e6ae1a37 /target/microblaze
parenttarget-microblaze: Use table based condition-codes conversion (diff)
downloadqemu-9e6e1828b62094a9f44f01de3da5e9c5109d54b0.tar.gz
qemu-9e6e1828b62094a9f44f01de3da5e9c5109d54b0.tar.xz
qemu-9e6e1828b62094a9f44f01de3da5e9c5109d54b0.zip
target-microblaze: Remove argument b in eval_cc()
Remove argument b in eval_cc() as it is always set to zero. No functional change. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Diffstat (limited to 'target/microblaze')
-rw-r--r--target/microblaze/translate.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c
index 092e182c2f..d870cb7c43 100644
--- a/target/microblaze/translate.c
+++ b/target/microblaze/translate.c
@@ -1143,7 +1143,7 @@ static void dec_store(DisasContext *dc)
}
static inline void eval_cc(DisasContext *dc, unsigned int cc,
- TCGv_i32 d, TCGv_i32 a, TCGv_i32 b)
+ TCGv_i32 d, TCGv_i32 a)
{
static const int mb_to_tcg_cc[] = {
[CC_EQ] = TCG_COND_EQ,
@@ -1161,7 +1161,7 @@ static inline void eval_cc(DisasContext *dc, unsigned int cc,
case CC_LE:
case CC_GE:
case CC_GT:
- tcg_gen_setcond_i32(mb_to_tcg_cc[cc], d, a, b);
+ tcg_gen_setcondi_i32(mb_to_tcg_cc[cc], d, a, 0);
break;
default:
cpu_abort(CPU(dc->cpu), "Unknown condition code %x.\n", cc);
@@ -1207,7 +1207,7 @@ static void dec_bcc(DisasContext *dc)
tcg_gen_movi_i32(env_btarget, dc->pc);
tcg_gen_add_i32(env_btarget, env_btarget, *(dec_alu_op_b(dc)));
}
- eval_cc(dc, cc, env_btaken, cpu_R[dc->ra], tcg_const_i32(0));
+ eval_cc(dc, cc, env_btaken, cpu_R[dc->ra]);
}
static void dec_br(DisasContext *dc)