summaryrefslogtreecommitdiffstats
path: root/target/mips/translate.c
diff options
context:
space:
mode:
authorStefan Markovic2018-10-16 16:41:19 +0200
committerAleksandar Markovic2018-10-18 20:37:20 +0200
commitd5ebcbaf09e8c14e62b2966446195be5eeabcbab (patch)
treef147767f701b40e0f6a33175dcbdb5dfb5070c78 /target/mips/translate.c
parenttarget/mips: Fix emulation of microMIPS R6 <SELEQZ|SELNEZ>.<D|S> (diff)
downloadqemu-d5ebcbaf09e8c14e62b2966446195be5eeabcbab.tar.gz
qemu-d5ebcbaf09e8c14e62b2966446195be5eeabcbab.tar.xz
qemu-d5ebcbaf09e8c14e62b2966446195be5eeabcbab.zip
target/mips: Fix misplaced 'break' in handling of NM_SHRA_R_PH
Fix misplaced 'break' in handling of NM_SHRA_R_PH. Found by Coverity (CID 1395627). Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Signed-off-by: Stefan Markovic <smarkovic@wavecomp.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Diffstat (limited to 'target/mips/translate.c')
-rw-r--r--target/mips/translate.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/mips/translate.c b/target/mips/translate.c
index 2890219f0b..12f2aecf7e 100644
--- a/target/mips/translate.c
+++ b/target/mips/translate.c
@@ -19970,8 +19970,8 @@ static void gen_pool32a5_nanomips_insn(DisasContext *ctx, int opc,
case 0:
/* SHRA_PH */
gen_helper_shra_ph(v1_t, t0, v1_t);
- break;
gen_store_gpr(v1_t, rt);
+ break;
case 1:
/* SHRA_R_PH */
gen_helper_shra_r_ph(v1_t, t0, v1_t);