summaryrefslogtreecommitdiffstats
path: root/hw/arm/aspeed_soc.c
Commit message (Expand)AuthorAgeFilesLines
* hw/arm/aspeed: Map the UART5 device unconditionallyPhilippe Mathieu-Daudé2020-09-181-5/+3Star
* aspeed_soc: Rename memmap/irqmap enum constantsEduardo Habkost2020-08-271-114/+114
* error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster2020-07-101-32/+16Star
* qom: Use returned bool to check for failure, Coccinelle partMarkus Armbruster2020-07-101-3/+2Star
* qom: Put name parameter before value / visitor parameterMarkus Armbruster2020-07-101-12/+11Star
* qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster2020-07-101-30/+15Star
* aspeed: Fix realize error API violationMarkus Armbruster2020-07-021-2/+3
* hw/arm: Drop useless object_property_set_link() error handlingMarkus Armbruster2020-07-021-10/+4Star
* aspeed: Clean up roundabout error propagationMarkus Armbruster2020-07-021-6/+4Star
* qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster2020-06-151-1/+1
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 4Markus Armbruster2020-06-151-2/+2
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster2020-06-151-39/+30Star
* sysbus: Drop useless OBJECT() in sysbus_init_child_obj() callsMarkus Armbruster2020-06-151-20/+15Star
* qom: Less verbose object_initialize_child()Markus Armbruster2020-06-151-3/+1Star
* arm/aspeed: Rework NIC attachmentCédric Le Goater2020-06-151-2/+1Star
* arm/aspeed: Compute the number of CPUs from the SoC definitionCédric Le Goater2020-06-151-8/+1Star
* qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster2020-05-151-7/+6Star
* hw/arm: ast2400/ast2500: Wire up EHCI controllersGuenter Roeck2020-02-131-0/+25
* hw/sd: Configure number of slots exposed by the ASPEED SDHCI modelAndrew Jeffery2020-01-301-0/+2
* qdev: set properties with device_class_set_props()Marc-André Lureau2020-01-241-1/+1
* aspeed: Change the "scu" property definitionCédric Le Goater2019-12-161-4/+4
* aspeed/i2c: Add support for DMA transfersCédric Le Goater2019-12-161-0/+5
* aspeed: Add a DRAM memory region at the SoC levelCédric Le Goater2019-12-161-2/+7
* aspeed/soc: Add ASPEED Video stubJoel Stanley2019-10-151-0/+6
* aspeed: Parameterise number of MACsJoel Stanley2019-10-151-2/+4
* aspeed: Introduce an object class per SoCCédric Le Goater2019-10-151-69/+79
* aspeed/i2c: Introduce an object class per SoCCédric Le Goater2019-10-151-1/+2
* watchdog/aspeed: Introduce an object class per SoCCédric Le Goater2019-10-151-4/+5
* aspeed/sdmc: Introduce an object class per SoCCédric Le Goater2019-10-151-3/+2Star
* aspeed/timer: Introduce an object class per SoCCédric Le Goater2019-10-151-1/+2
* hw/sd/aspeed_sdhci: New deviceEddie James2019-10-151-0/+23
* aspeed/scu: Introduce per-SoC SCU typesCédric Le Goater2019-09-131-1/+2
* aspeed/smc: Add support for DMAsCédric Le Goater2019-09-131-0/+2
* aspeed: Use consistent typenamesCédric Le Goater2019-09-131-13/+12Star
* aspeed: Remove unused SoC definitionsCédric Le Goater2019-09-131-26/+0Star
* aspeed: add a GPIO controller to the SoCRashmica Gupta2019-09-131-0/+17
* Include sysemu/sysemu.h a lot lessMarkus Armbruster2019-08-161-0/+1
* aspeed: Link SCU to the watchdogJoel Stanley2019-07-011-0/+2
* hw/misc/aspeed_xdma: New deviceEddie James2019-07-011-0/+17
* aspeed/smc: add a 'sdram_base' propertyCédric Le Goater2019-07-011-0/+6
* aspeed: add support for multiple NICsCédric Le Goater2019-07-011-14/+19
* aspeed: introduce a configurable number of CPU per machineCédric Le Goater2019-07-011-6/+27
* hw/arm/aspeed: Add RTC to SoCJoel Stanley2019-07-011-0/+13
* aspeed: add a per SoC mapping for the memory spaceCédric Le Goater2019-07-011-45/+72
* aspeed: add a per SoC mapping for the interrupt spaceCédric Le Goater2019-07-011-8/+49
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-1/+1
* hw/arm/aspeed: Use object_initialize_child for correct ref. countingPhilippe Mathieu-Daudé2019-05-241-30/+20Star
* aspeed: add a max_ram_size property to the memory controllerCédric Le Goater2018-08-161-0/+2
* aspeed/timer: use the APB frequency from the SCUCédric Le Goater2018-06-261-0/+2
* aspeed: initialize the SCU controller firstCédric Le Goater2018-06-261-20/+20
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 13:50:59 +0100