summaryrefslogtreecommitdiffstats
path: root/hw/intc
Commit message (Expand)AuthorAgeFilesLines
* hw/intc: add implementation of GICD_IIDR to Arm GICAlex Bennée2022-11-211-1/+11
* hw/intc: clean-up access to GIC multi-byte registersAlex Bennée2022-11-211-6/+10
* hw/intc/arm_gicv3: fix prio masking on pmr writeJens Wiklander2022-11-141-2/+1Star
* hw/intc: Fix LoongArch extioi coreisr accessingXiaojuan Yang2022-11-041-4/+6
* hw/intc: Convert the memops to with_attrs in LoongArch extioiXiaojuan Yang2022-11-042-16/+18
* hw/ppc/mac.h: Rename to include/hw/nvram/mac_nvram.hBALATON Zoltan2022-10-312-2/+0Star
* hw/intc: Fix LoongArch ipi device emulationXiaojuan Yang2022-10-171-1/+0Star
* hw/intc: sifive_plic: change interrupt priority register to WARL fieldJim Shu2022-10-141-2/+19
* hw/intc: sifive_plic: fix hard-coded max priority levelJim Shu2022-10-141-2/+4
* hw/intc/xics: Avoid dynamic stack allocationPhilippe Mathieu-Daudé2022-09-221-1/+1
* hw/intc: Move mtimer/mtimecmp to aclintAtish Patra2022-09-071-14/+34
* target/riscv: Use official extension names for AIA CSRsAnup Patel2022-09-071-1/+3
* hw/intc/ppc-uic: Convert ppc-uic to a PPC4xx DCR deviceBALATON Zoltan2022-08-311-20/+6Star
* misc: fix commonly doubled up wordsDaniel P. Berrangé2022-08-011-1/+1
* hw/intc: sifive_plic: Fix multi-socket plic configuraitonAtish Patra2022-07-281-2/+2
* hw/intc/loongarch_pch_pic: Fix bugs for update_irq functionXiaojuan Yang2022-07-191-5/+5
* ppc64: Allocate IRQ lines with qdev_init_gpio_in()Cédric Le Goater2022-07-182-6/+8
* hw/intc/armv7m_nvic: ICPRn must not unpend an IRQ that is being held highPeter Maydell2022-07-181-1/+8
* ppc: Define SETFIELD for the ppc targetAlexey Kardashevskiy2022-07-062-40/+0Star
* hw/intc/loongarch_ipi: Fix mail send and any send functionXiaojuan Yang2022-07-051-23/+31
* hw/intc/loongarch_ipi: Fix ipi device access of 64bitsXiaojuan Yang2022-07-051-7/+31
* hw/intc/loongarch_pch_msi: Fix msi vector convertionMao Bibo2022-07-041-2/+20
* Trivial: 3 char repeat typosDr. David Alan Gilbert2022-06-281-1/+1
* pnv/xive2: Access direct mapped thread contexts from all chipsFrederic Barrat2022-06-201-4/+14
* hw/intc: sifive_plic: Avoid overflowing the addr_config bufferAlistair Francis2022-06-101-10/+9Star
* Fix 'writeable' typosPeter Maydell2022-06-085-6/+6
* hw/intc: Add LoongArch extioi interrupt controller(EIOINTC)Xiaojuan Yang2022-06-064-0/+322
* hw/intc: Add LoongArch ls7a msi interrupt controller support(PCH-MSI)Xiaojuan Yang2022-06-064-0/+82
* hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC)Xiaojuan Yang2022-06-064-0/+445
* hw/loongarch: Add LoongArch ipi interrupt support(IPI)Xiaojuan Yang2022-06-064-0/+250
* pnv/xive2: Don't overwrite PC registers when writing TCTXT registersFrederic Barrat2022-05-261-3/+0Star
* hw/intc: Pass correct hartid while updating mtimecmpAtish Patra2022-05-241-1/+2
* hw/intc/arm_gicv3: Provide ich_num_aprs()Peter Maydell2022-05-191-6/+10
* hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell2022-05-192-4/+16
* hw/intc/arm_gicv3: Support configurable number of physical priority bitsPeter Maydell2022-05-191-54/+128
* hw/intc/arm_gicv3_kvm.c: Stop using GIC_MIN_BPR constantPeter Maydell2022-05-191-3/+13
* hw/intc/arm_gicv3: report correct PRIbits field in ICV_CTLR_EL1Peter Maydell2022-05-191-1/+1
* hw/intc/arm_gicv3_cpuif: Handle CPUs that don't specify GICv3 parametersPeter Maydell2022-05-191-5/+13
* ppc/xive: Update the state of the External interrupt signalFrederic Barrat2022-05-052-0/+16
* ppc/xive: Always recompute the PIPR when pushing an OS contextFrederic Barrat2022-05-052-10/+17
* target/arm: Replace sentinels with ARRAY_SIZE in cpregs.hRichard Henderson2022-05-052-6/+0Star
* target/arm: Split out cpregs.hRichard Henderson2022-05-052-0/+3
* hw/intc: Vectored Interrupt Controller (VIC)Amir Gonnen2022-04-263-0/+317
* Merge tag 'pull-target-arm-20220422-1' of https://git.linaro.org/people/pmayd...Richard Henderson2022-04-229-242/+1508
|\
| * hw/intc/arm_gicv3: Allow 'revision' property to be set to 4Peter Maydell2022-04-222-5/+12
| * hw/intc/arm_gicv3: Update ID and feature registers for GICv4Peter Maydell2022-04-226-12/+32
| * hw/intc/arm_gicv3_redist: Implement gicv3_redist_inv_vlpi()Peter Maydell2022-04-221-2/+5
| * hw/intc/arm_gicv3_redist: Implement gicv3_redist_vinvall()Peter Maydell2022-04-221-1/+7
| * hw/intc/arm_gicv3_redist: Implement gicv3_redist_mov_vlpi()Peter Maydell2022-04-221-2/+18
| * hw/intc/arm_gicv3_redist: Use set_pending_table_bit() in mov handlingPeter Maydell2022-04-221-8/+1Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-01 07:47:01 +0200