summaryrefslogtreecommitdiffstats
path: root/hw/mips/cps.c
Commit message (Expand)AuthorAgeFilesLines
* target/mips: Update ITU to utilize SAARI and SAAR CP0 registersYongbok Kim2019-01-181-0/+8
* mips: malta/boston: replace cpu_model with cpu_typeIgor Mammedov2017-10-271-2/+2
* mips: replace cpu_mips_init() with cpu_generic_init()Igor Mammedov2017-09-211-1/+1
* cpu: make cpu_generic_init() abort QEMU on errorIgor Mammedov2017-09-191-4/+0Star
* error: Strip trailing '\n' from error string arguments (again)Markus Armbruster2016-08-081-1/+1
* hw/mips/cps: create GIC block inside CPSLeon Alrae2016-07-121-7/+18
* mips: use MIPSCPU instead of CPUMIPSStatePaolo Bonzini2016-05-191-3/+4
* hw/mips/cps: enable ITU for multithreading processorsLeon Alrae2016-03-301-0/+32
* hw/mips/cps: create CPC block inside CPSLeon Alrae2016-03-301-0/+16
* hw/mips/cps: create GCR block inside CPSLeon Alrae2016-03-301-0/+23
* hw/mips: implement generic MIPS Coherent Processing System containerLeon Alrae2016-03-301-0/+109